Development of inversion-mode and junctionless Indium-Gallium-Arsenide MOSFETs by Djara, Vladimir
Title Development of inversion-mode and junctionless Indium-Gallium-
Arsenide MOSFETs
Author(s) Djara, Vladimir
Publication date 2013
Original citation Djara, V. 2013. Development of inversion-mode and junctionless
Indium-Gallium-Arsenide MOSFETs. PhD Thesis, University College
Cork.
Type of publication Doctoral thesis
Rights © 2013, Vladimir Djara
http://creativecommons.org/licenses/by-nc-nd/3.0/
Item downloaded
from
http://hdl.handle.net/10468/1706
Downloaded on 2017-02-12T10:20:04Z
Development of Inversion-Mode and
Junctionless Indium-Gallium-Arsenide
MOSFETs
Vladimir Djara
Thesis Submitted for the degree of Doctor of Philosophy
Department of Physics
University College Cork
National University of Ireland
Cork
Supervisors: Dr. Paul K. Hurley and Dr. Karim Cherkaoui
Head of Department: Prof. John McInerney
December 2013
Declaration
I declare that the entire content of this thesis is my own work, unless otherwise stated, and
that this thesis has not been submitted for another degree, either at University College Cork or
elsewhere.
Vladimir Djara
ii
Contents
List of Figures vi
List of Tables xviii
List of Acronyms xix
List of Symbols xxii
Abstract xxvii
Acknowledgments xxx
1 Introduction 1
1.1 Extending Moore's Law . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.1 Classic Scaling Rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.2 Technology Boosters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.2 Challenges for High-k/III-V MOSFETs . . . . . . . . . . . . . . . . . . . . . . . . 6
1.2.1 Low Defect Densities in High-k/III-V Gate Stacks . . . . . . . . . . . . . 6
1.2.2 Low Resistance Source and Drain Contacts . . . . . . . . . . . . . . . . . 16
1.2.3 Integration of III-V Channel Materials on a Si Platform . . . . . . . . . . 18
1.3 Objectives and Organization of the Thesis . . . . . . . . . . . . . . . . . . . . . . 18
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2 Source/Drain Activation and Impact on Gate Stack 38
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
2.2 Samples Preparation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
2.3 Doehlert Design of Experiment . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
2.4 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
2.4.1 Analysis of Doehlert Design of Experiment . . . . . . . . . . . . . . . . . 41
2.4.2 Impact of Activation Anneal on Gate Stack Performance . . . . . . . . . . 45
iii
Contents
2.4.3 Issues With First Fabricated MOSFETs . . . . . . . . . . . . . . . . . . . 48
2.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3 Impact of Forming Gas Annealing on MOSFET Performance 55
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
3.2 Samples preparation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
3.3 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.3.1 Transmission Electron Microscopy Analysis of Gate Stack and Implanted
Regions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.3.2 Fixed Oxide Charge Passivation, Threshold Voltage Shift and OFF-State
Leakage Reduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
3.3.3 MOSCAPs Behaviour and Density of Interface Traps . . . . . . . . . . . . 60
3.3.4 Transconductance, Drive Current and Eﬀective Mobility Improvement . . 63
3.3.5 Junction Leakage Reduction . . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.4 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
4 Analysis of MOS Gate Stack Defects 74
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
4.2 Full Gate Capacitance Measurement . . . . . . . . . . . . . . . . . . . . . . . . . 76
4.3 Maserjian Y -Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
4.4 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
4.4.1 Integrated Fixed Oxide Charge and Integrated Interface Trap Density . . 78
4.4.2 Band Bending and Trap Density Proﬁle . . . . . . . . . . . . . . . . . . . 80
4.4.3 Comparison with Conventional Methods . . . . . . . . . . . . . . . . . . . 84
4.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
5 Investigation of Border Traps and Mobility 91
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
5.2 Experimental Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
5.2.1 Surface-channel Al2O3/In0.53Ga0.47As MOSFETs . . . . . . . . . . . . . . 91
5.2.2 Inversion-Charge Pumping Method . . . . . . . . . . . . . . . . . . . . . . 92
5.3 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
5.3.1 Inversion-Charge Pumping Measurements . . . . . . . . . . . . . . . . . . 94
5.3.2 Id-Vg Measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
iv
Contents
5.3.3 Comparison of the Eﬀective Mobility Extracted from the Inversion-Charge
Pumping, Multi-frequency Inversion-Charge Pumping and Low Tempera-
ture Split C-V Methods . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
5.3.4 Modeling of Eﬀective Mobility . . . . . . . . . . . . . . . . . . . . . . . . 110
5.3.5 Analysis of the Surface Roughness of the Channel . . . . . . . . . . . . . . 111
5.4 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
6 Impact of Channel Thickness on Junctionless MOSFET Performance 120
6.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
6.2 Channel Thinning by Digital Etching . . . . . . . . . . . . . . . . . . . . . . . . . 125
6.3 Fabrication of Planar Gate-enclosed Junctionless MOSFETs . . . . . . . . . . . . 128
6.4 Analysis of Planar Gate-enclosed Junctionless MOSFETs . . . . . . . . . . . . . . 130
6.4.1 Impact of Channel Thickness on Device Performance . . . . . . . . . . . . 130
6.4.2 Density of Interface Traps . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
6.4.3 Surface Carrier Concentration, Substrate Doping and Dark Space . . . . . 136
6.4.4 Series Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
6.4.5 Eﬀective Mobility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
6.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
7 Conclusions and Suggestions for Further Research 148
7.1 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148
7.2 Suggestions for Further Research . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
A Doehlert Design of Experiment 152
A.1 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
A.2 Statistical Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
A.3 Process Optimization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Bibliography . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
B Masks 156
C Process Flow for Junctionless MOSFETs with Raised Source and Drain 157
D List of Achievements 159
v
List of Figures
1.1 Schematic illustration of the transistor scaling, where α is the scaling parameter [2]. 2
1.2 Cross-section TEM images of strained silicon transistors (90-nm node) including
(a) n-MOSFET with tensile strain induced by Si3N4 cap ﬁlm and (b) p-MOSFET
with compressive strain induced by SiGe S/D heteroepitaxial regrowth. The gate
lengths of the n-MOSFET and p-MOSFET are 45 nm and 50 nm, respectively
[11, 12]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.3 TEM images of p-MOSFETs of the (a) 65-nm node featuring a SiO2/poly-Si gate
stack and (b) 45-nm node featuring a high-k/metal gate stack. The gate lengths
of the devices in (a) and (b) are 35 nm [12, 13]. . . . . . . . . . . . . . . . . . . . 4
1.4 TEM of ﬁn, TEM of gate, and tilted SEM of 22-nm node non-planar 3-D transis-
tors featuring thin gate for logic application (top) and thick gate for high-voltage
application (bottom) [18]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.5 (a) Interface traps [3840], (b) border traps [4143] and (c) ﬁxed oxide charges
[44] in an Al2O3/In0.53Ga0.47As MOS device. . . . . . . . . . . . . . . . . . . . . 8
1.6 Multi-frequency (M-F) capacitance-voltage (C-V) characteristics obtained on Al2O3/n-
In0.53Ga0.47As MOSCAPs without (a) and with (b) the optimized (NH4)2S surface
passivation reported in [49]. The M-F C-V characteristics were measured by Éa-
mon O'Connor. (c) Impact of the same surface passivation on the eﬀective mobility
(µeff ) vs carrier censity (Ns) extracted on ﬂatband-mode MOSFETs [50]. The
surface passivation was performed at the Tyndall National Institute and the de-
sign, fabrication and characterization of the ﬂatband-mode Al2O3/In0.53Ga0.47As
MOSFETs were performed at the University of Glasgow. . . . . . . . . . . . . . . 9
1.7 Dit values reported in the literature since 2008 for In0.53Ga0.53As MOS structures
with LaAlO3 [53], ZrO2 [54], HfO2 [5560], Al2O3 [42, 49, 6069], Si3N4 [70] and
SiO2 [71] gate oxides. The k-values of these gate oxides are reported in [14]. . . . 10
1.8 Comparison of theDit values reported for (a) HfO2/In0.53Ga0.53AsMOS structures
[5560] and (b) Al2O3/In0.53Ga0.53As MOS structures [42, 49, 6069]. . . . . . . . 11
vi
List of Figures
1.9 Dit values extracted on similar ex-situ deposited ALD Al2O3 ﬁlms on sulphur
passivated In0.53Ga0.53As using the conductance method [49, 57, 61, 63, 64, 66],
a method based on the ﬁtting of a measured quasi-static (Q-S) C-V [62], the
high-low frequency capacitance method [49] and the charge pumping method [42]. 12
1.10 Normalized C-V characteristics measured on Al2O3/n-In0.53Ga0.53As MOSCAPs
at a frequency (f) of 1 MHz and a temperature (T ) of -50◦C (a) before and (b) after
FGA [99]. The oxide thickness (tox) ranges from 11.5 nm to 20 nm. The insets
show the evolution of the ﬂat-band voltage (Vfb) as a function of tox. Nbulk and
Nint represent the bulk and the interface ﬁxed charge densities, respectively. The
beige shaded area indicates the uncertainty on the theoretical ﬂat-band voltage
(V theofb ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
1.11 Transfer length (Lt) vs speciﬁc contact resistivity (ρC) curve calculated for n-
In0.53Ga0.53As epitaxially doped to ∼ 3.5 × 1019 /cm3 featuring a sheet resistance
(Rsheet) of 17 Ω/ [103]. In this conﬁguration, the contact length (LC) of 7 nm
targeted for the 12-nm node is much lower than Lt. . . . . . . . . . . . . . . . . . 16
1.12 Percentage loss in drain current in saturation (ID,sat) vs speciﬁc contact resistivity
(ρC) curve calculated for a 12-nm node device using the method reported in [106]. 17
1.13 Logic ﬂow chart of research work presented in this thesis. . . . . . . . . . . . . . 19
2.1 (a) Time vs temperature anneal process window showing the seven activation
anneal conditions of the DOE along with activation anneal conditions reported in
the literature [1218]. The lowest thermal budget limit, where InP etch pitting
starts, is also indicated [19]. (b) Optical image of a fabricated TLM structure.
The width (W ) of the Si-implanted TLM bar is 30 µm and the metal contact
separations (d) are 5, 10, 15, 25, 40 and 60 µm. . . . . . . . . . . . . . . . . . . . 41
2.2 (a) Current-voltage (I-V) measurements of the sample annealed in run 2, where 5
to 60 indicate the contacts separations (d) in µm. (b) Resistances (R) vs d, where
1 to 7 are the run numbers. Inset: Linear extrapolation of R vs d (run 5). The
slope is Rsheet/W , the y-intercept is R = 2 × RC and the x-intercept is d = -2 ×
Lt. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
2.3 Rsheet response surface and contour plot as a function of annealing temperature
and time. The correlation coeﬃcient R of the model is 0.99986. The Lagrange
criterion applied to the model revealed an optimized process condition of 715◦C
for 32 s, leading to a minimum Rsheet of (195.6 ± 3.4) Ω/. . . . . . . . . . . . . 44
vii
List of Figures
2.4 (a) SRIM simulation and SIMS measurements (before and after 675◦C for 30 s
annealing) of the two-stage Si implantation (1 × 1014 /cm2 at 80 keV and 1 ×
1014 /cm2 at 30 keV) into the HfO2 (10 nm)/p-In0.53Ga0.47As (160 nm)/p-InP (80
nm)/SI-InP structure. Inset: Contour plot of the HfO2 ﬁlm thickness measured
by SE across a 2-in wafer. TEM images of (b) a non-annealed sample and (c)
a 675◦C for 30 s annealed sample. The SIMS measurements were conducted at
INTEL Ireland and the TEM analysis was performed by S. B. Newcomb (Glebe
Scientiﬁc). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
2.5 TEM images of the Si-implanted (1 × 1014 /cm2 at 80 keV and 1 × 1014 /cm2 at
30 keV) HfO2 (10 nm)/p-In0.53Ga0.47As (160 nm)/p-InP (80 nm)/SI-InP structure
(a) before and (b) after 675◦C for 30 s annealing. The TEM analysis was performed
by S. B. Newcomb (Glebe Scientiﬁc). . . . . . . . . . . . . . . . . . . . . . . . . . 47
2.6 Capacitance-voltage (C-V) characteristics of the Pd/HfO2 (8 nm)/Al2O3 (2 nm)/p-
In0.53Ga0.47As/p-InP/SI-InP structures annealed for 30 s in N2 at (a) 675◦C and
(b) 725◦C. The unexpected n-type C-V behavior could result from a possible
diﬀusion of unintentional n-type dopants from the substrate/epitaxial interface,
in agreement with [28]. (c) Conductance-voltage (G-V) and C-V characteris-
tics measured at a frequenvy of 100 kHz on Pd/HfO2 (8 nm)/Al2O3 (2 nm)/p-
In0.53Ga0.47As/p-InP/SI-InP structures annealed at 675◦C, 700◦C and 725◦C for
30 s in N2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
2.7 (a) Picture of a fabricated In0.53Ga0.47As MOSFET obtained with thehigh-k ﬁrst
+ metal-gate last process. G, S,D and B indicate the gate, source, drain and
body contacts, respectively. (b) Drain current (Id) vs drain-source voltage (Vds)
for a 5-µm gate length Pd/HfO2/In0.53Ga0.47As MOSFET for a gate voltage (Vg)
varied from -2 V to 2 V with a step of 0.5V. . . . . . . . . . . . . . . . . . . . . . 50
3.1 Schematic cross-sectional diagram of a surface-channel In0.53Ga0.47As MOSFET
with a 10-nm-thick ALD Al2O3 dielectric and a Pd gate. The nominal gate (L)
is 1, 2, 3, 5, 10, 20 or 40 µm and the width (W ) is 50 µm. The overlap of the Pd
gate over the Si-implanted n+ regions is 1.5 µm and the separation between the
Pd gate contact and the source (S) or drain (D) contact is 4 µm. . . . . . . . . . 56
3.2 TEM images (a) through the gate stack region of the MOSFET conﬁrming the
10-nm Al2O3 gate oxide thickness and (b) through the gate overlap region, show-
ing the implant defects in the Si-implanted n+ region. The TEM analysis was
performed by M. Schmidt. (Tyndall National Institute) . . . . . . . . . . . . . . 57
viii
List of Figures
3.3 Id-Vgs obtained on 20-µm-gate-length and 50-µm-gate-width MOSFETs at Vds =
50 mV before and after FGA. The MOSFETs feature a VT of -0.63 and 0.43 V
before and after FGA, respectively. (b) Q-S C-V simulation of the Pd/Al2O3/p-
In0.53Ga0.47As gate stack obtained using a Poisson-Schrödinger simulator [20].
The ideal VT of 0.7 V was obtained based on a Pd work function of 4.7 eV [21], a
10-nm-thick Al2O3 ﬁlm with a k -value of 8.6, and a p-In0.53Ga0.47As doping level
of 4 × 1017 /cm3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
3.4 Comparison of the 20◦C and -50◦C log Id-Vgs measured at Vds = 50 mV on 20-
µm-gate-length and 50-µm-gate-width MOSFETs (a) before and (b) after FGA.
The log Id-Vgs values are shown with matched gate overdrive (Vgs-VT ). . . . . . . 60
3.5 Multi-frequency (M-F) capacitance-voltage (C-V) characteristics of Pd/Al2O3/p-
In0.53Ga0.47As MOSCAPs measured from 100 Hz to 100 kHz (a) before and (b)
after FGA. The VT of the corresponding MOSFETs is highlighted on the C-V
characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
3.6 Normalized parallel conductance (Gp/ω) vs frequency (f) obtained with the con-
ductance method [27, 28] for a 10-nm-thick Al2O3 ﬁlm with a k -value of 8.6. The
Dit extraction at Vg = -1.9 V before FGA and at Vg = -0.8 V after FGA yielded
the same value of ∼ 4.0 × 1012 /cm2.eV. . . . . . . . . . . . . . . . . . . . . . . . 62
3.7 (a) Transconductance (gm) versus gate overdrive (Vgs-VT ) and (b) Id-Vds charac-
teristics obtained on 20-µm-gate-length and 50-µm-gatewidth MOSFETs before
and after FGA. After FGA, the peak gm and drive current increase by 29% and
25%, respectively. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
3.8 Eﬀective mobility (µeff ) versus inversion charge density (Ninv) before and after
FGA. The peak µeff increases by 15% after FGA. (Inset) 2-MHz gate-to-channel
Cgc split C-V characteristics before and after FGA. . . . . . . . . . . . . . . . . . 64
3.9 Extracted peak eﬀective mobility (µeff ) vs In0.53Ga0.47As channel doping (Na)
compared to literature values obtained in [5, 29, 3134]. GGO stands for gallium
gadolinium oxide. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.10 a) I-V characteristics of the n+/p In0.53Ga0.47As junction measured on a MOSFET
at 293 K before and after FGA. (b) Arrhenius plot from 223 to 293 K for reverse
bias going from 0.1 to 0.5 V applied to implanted n+/p junctions before and after
FGA. The area of the n+/p junction diodes is 104 µm2. The activation energy
(Ea) values are 0.37 eV and 0.40 eV before and after FGA, respectively. . . . . . 66
ix
List of Figures
4.1 Full gate capacitance (Cg) vs gate voltage (Vg) measurement setup, where the
gate contact (G) of the MOSFET is connected to the high of the impedance
meter and the source (S), drain (D) and substrate contacts are shorted together
and connected to the low. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
4.2 Example of theoretical (ideal) p-type Cg-Vg characteristic (a) and corresponding
Maserjian Y -function (b). The threshold voltage (VT ) and ﬂat-band voltage (Vfb)
are obtained from the peak of the Maserjian Y -function and Equation 4.3, re-
spectively. VT and Vfb delimitate the accumulation (acc.), depletion and inversion
(inv.) regions. Knowing Vfb allows to extract the ﬂat-band capacitance (Cfb).
The grey shaded areas represent the In0.53Ga0.47As bandgap. . . . . . . . . . . . 77
4.3 Comparison of the experimental and theoretical (ideal) high-frequency (H-F) Cg-
Vg characteristics. The theoretical threshold voltage (V theoT ), experimental thresh-
old voltage (V expT ), theoretical ﬂat-band voltage (V
theo
fb ), experimental ﬂat-band
voltage (V expfb ) and ∆VT = V
theo
T − V expT are indicated on the graph. The cal-
culation of the theoretical Cg-Vg characteristic was performed by T. P. O'Regan
(Tyndall). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
4.4 Illustrating the four steps in the ﬁtting of the experimental Cg-Vg (a, c, e, g)
and corresponding Maserjian Y -function (b, d, f, h). (a-b) theoretical (ideal)
high-frequency (H-F) model, (c-d) H-F model with ﬁxed oxide charge (N+), (e-f)
H-F model with N+ and trap energy proﬁle [Dtrap(E)], and (g-h) spliced H-F
model in depletion with quasi-static (Q-S) model in inversion, including N+ and
Dtrap(E). Vfb and VT indicate the experimental ﬂat-band and threshold voltages,
respectively. The ﬁtting was performed by T. P. O'Regan (Tyndall). . . . . . . . 81
4.5 Gate-to-channel capacitance (Cgc) vs gate voltage (Vg) measured over a range of
frequency (f) going 1 kHz to 1 MHz for a ﬁxed temperature (T ) of 292 K and
at a f of 1 MHz and a T of 78 K. Low capacitance dispersion with f and T is
observed in inversion (Vg > 0.5 V). . . . . . . . . . . . . . . . . . . . . . . . . . . 82
4.6 (a) Comparison of the band bending E-EV vs Vg proﬁle obtained with the ﬁtting
of the Cg-Vg characteristic and Maserjian Y -function to the proﬁle obtained for
a theoretical (ideal) device. (b) Trap density vs energy proﬁle obtained from the
ﬁtting of the Maserjian Y -function and Cg-Vg characteristic. The blue solid line
and the red short dash line represent donor-type (+/0) and acceptor-type (0/-)
trap density proﬁles, respectively. The donor-type trap density proﬁle suggests the
presence of two components, which are highlighted as two Gaussian distributions
(blue short dot lines). The grey shaded areas represent the In0.53Ga0.47As bandgap. 83
x
List of Figures
4.7 (a) Comparison of the band bending E-EV vs Vg proﬁle obtained with the ﬁt-
ting of the Cg-Vg characteristic and Maserjian Y -function to the proﬁle obtained
with the Terman method [29] and Berglund integral [28]. (b) Comparison of the
trap density vs energy proﬁle obtained with the ﬁtting method to the proﬁles
extracted from the Terman (the short dash curve shows the intrapolation of the
Terman data), high-low [30] and full conductance [8] methods. Cox/q is indicated
to highlight the limitation of the full conductance method. The grey shaded areas
represent the In0.53Ga0.47As bandgap. . . . . . . . . . . . . . . . . . . . . . . . . 85
5.1 Schematics of the Inversion-Charge Pumping (ICP) setup used to extract the in-
version charge density (Ninv) in long channel (L > 20 µm) Al2O3/In0.53Ga0.47As
MOSFETs through the measurements of (a)NCP_SD, (b)NCP_S and (c)NCP_D.
Vbase, Vpeak, NS andND represent the base voltage, peak voltage, loss to the source
and loss to the drain, respectively. Ninv is obtained using the relationship: Ninv
= NCP_S + NCP_D - NCP_SD. . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
5.2 Density of interface traps (Dit) vs gate voltage (Vg) proﬁle obtained using the high-
low and full-conductance methods. The high-low was performed at a temperature
(T ) of 292 K while that of the full-conductance method was varied from 292 K to 78
K in order to access interface traps located in diﬀerent parts of the In0.53Ga0.47As
bandgap [12]. The relatively large Dit values (greater than Cox/q) obtained with
the high-low method for Vg < -0.75 V preclude the use of a conductance-based
method in that Vg range [13]. The threshold voltage (VT ) of 0.2 V, obtained at T
= 292 K, is used to locate the In0.53Ga0.47As conduction band edge. . . . . . . . 95
5.3 Energy band diagrams of a p-type metal-oxide-semiconductor (MOS) structure
showing (a) the SiO2/Si interface case, where the density of interface trap (Dit)
distributed across the semiconductor bandgap is negligible (< 1010 /cm2.eV), al-
lowing to perform the ICP measurement with Vbase = Vfb, and (b) the high-
k/In0.53Ga0.47As interface case, where the Dit is large, requiring Vfb  Vbase <
VT in order to maintain constant occupancy of most of the interface traps during
the ICP measurement. It is noted that as Vbase is raised from Vfb towards VT ,
the structure is moved from a ﬂat-band condition to a depletion condition, which
involves the formation of a space charge region (SCR) energy barrier impeding the
recombination of the inversion charge during the ICP measurement. In the dia-
grams, Efm is the metal Fermi level while EC , EV and Efp are the semiconductor
conduction band edge, valence band edge and Fermi level, respectively. . . . . . . 96
xi
List of Figures
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5.9 Total pumped charge density (NCP ) plotted against frequency (f) on the top x -
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5.16 AFM topography data of (a) the unpassivated p-In0.53Ga0.47As surface and (b) the
p-In0.53Ga0.47As surface after 10% (NH4)2S pasivation for 20 min, 10 nm Al2O3
deposition by ALD, implant activation at 600◦C for 15 s and ﬁnally Al2O3 etch
using dilute HF. Both measurements were taken over a 1 µm × 1 µm area. The
AFM measurements were performed by M. Burke (Tyndall). . . . . . . . . . . . . 113
6.1 In0.53Ga0.47As channel thickness (tInGaAs) vs In0.53Ga0.47As channel doping (Nd).
The calculated maximum depletion width (Wmaxd ) yields the boundary between
the fully depleted and non-fully depleted device structure. The 20 nm tInGaAs
limit, where severe eﬀective electron mobility (µeff ) degradation is reported [10],
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6.2 Quasi-static capacitance-voltage (C-V ) characteristics obtained for Pd/Al2O3/n-
In0.53Ga0.47As/p-In0.52Al0.48As/p-InP structures using a self-consistent Poisson-
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of the quasi-static C-V curves will not be typically observed experimentally in a
multi-frequency C-V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
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structures obtained from self-consistent Poisson-Schrödinger calculations. Dia-
grams of a 32-nm-thick In0.53Ga0.47As channel device showing (a) the ﬂat-band
and (b) the fully depleted conditions. The Fermi level needs to move 0.07 eV
above the conduction band edge (EC) to reach ﬂat-band and 0.54 eV below EC
to reach full depletion. Diagrams of a 24-nm-thick In0.53Ga0.47As channel device
showing (c) the ﬂat-band and (d) the fully depleted conditions. The Fermi level
needs to move 0.07 eV above EC to reach ﬂat-band and 0.31 eV below EC to reach
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6.6 In0.53Ga0.47As channel thinning using a H2O2/HCl digital etch (DE) process [27].
Excellent agreement between spectroscopic ellipsometry (SE) and TEM (Fig-
ure 6.5) measurements was obtained prior to DE. An etch rate of 0.8 nm/cycle
was extracted from the linear ﬁt. The R2 = 0.999 of the linear ﬁt conﬁrms the
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S/D contact opening and (d) 10% NH4OH for 20 sec surface treatment followed by
Au (14 nm)/Ge (14 nm)/Au (14 nm)/Ni (11 nm)/Au (200 nm) [29] S/D contact
lift-oﬀ. (e) Cross-section diagram of a gate-enclosed junctionless MOSFET archi-
tecture. The drain radius (rd), gate inner radius (ring ), gate outer radius (r
out
g )
and source radius (rs) are 35, 45, 105 and 135 µm, respectively. . . . . . . . . . . 129
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6.11 (a) ION/IOFF vs tInGaAs. The best ION/IOFF value of 1.5 × 105 was obtained
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a decrease in ION . (b) Subthreshold swing (SS) vs tInGaAs. SS scaling with
tInGaAs observed for tInGaAs reducing from 24 nm to 16 nm. The lowest SS (115
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6.12 I-V characteristic of a n-In0.53Ga0.47As/p-In0.52Al0.48As heterojunction diode fab-
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nitude between the forward and reverse current is observed, indicating excellent
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6.13 (a) Cgc-Vg characteristics measured at a frequency of 1 MHz on planar gate-
enclosed junctionless In0.53Ga0.47As MOSFETs with tInGaAs = 32 nm. Inset:
Calculated minimum capacitance (Cmin) vs In0.53Ga0.47As doping (Nd). A mea-
sured Cmin of ∼ 0.2 µF/cm2 at Vg = -2 V suggests a Nd < 1.1 × 1018 /cm3.
(b) Fermi level position at the Al2O3/In0.53Ga0.47As interface in an ideal and in
the fabricated devices. In the fabricated device, the Fermi level is pinned above
EF − EC = -0.54 eV [Figure 6.3(b)], preventing the full depletion of the 32-nm-
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6.14 (a) Multi-frequency Cgc-Vg characteristic of a 24-nm-thick In0.53Ga0.47As channel
device showing low frequency dispersion near accumulation. The low Cmin of ∼ 40
nF/cm2 suggests full depletion at Vg < -1 V. Inset: Evolution of the conductance
peak normalized to angular frequency (G/ω). (b) Comparison of the conductance
and high-low methods for the extraction of the density of interface traps (Dit).
Inset: Fermi level position at the Al2O3/In0.53Ga0.47As interface in an ideal and
in the fabricated devices. In the fabricated device, the Fermi level reaches EF -
EC = -0.3 eV at Vg = -1 V, demonstrating the full depletion of the 24-nm-thick
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6.15 (a) 100-kHz Cgc-Vg characteristics measured on 24, 20 and 16-nm-thick In0.53Ga0.47As-
channel devices. The theoretical ﬂat-band capacitance (Cfb) obtained from cal-
culations is reported on the curves to extract a ﬂat-band voltage (Vfb) of 0 V. (b)
Plot of the surface carrier density (Ns) at ﬂat-band vs tInGaAs. The total charge
density (Ntot) was obtained by integrating Cgc. Ns was obtained by correcting
Ntot for the density of interface trap (Dit) integrated across the energy range of
operation of the corresponding device. The Ns at ﬂat-band vs tInGaAs curves were
calculated for ideal devices with Nd = 1.1 × 1018, 9 × 1017 and 7 × 1017 /cm3.
The x -intercepts obtained by extrapolation of the curves yielded the total dark
space thickness values (accounting for the top and bottom interfaces).The case
of a SiO2/Si-on-isulator (SOI) structure with a channel Nd of 9 × 1017 /cm3 is
shown for comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
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6.16 (a) Circuit equivalent model of the device. Rc,D and Rc,S are the resistances
of the contacts to the drain and source areas, respectively. RD, RS , RD−to−G
and RG−to−S are the resistances associated with the sheet resistance of the drain,
source, drain-to-source and gate-to-source areas, respectively. Rch is the resis-
tance of the channel. (b) Simpliﬁed circuit equivalent model assuming a speciﬁc
contact resistance (ρc) of 5 × 10-6 Ω.cm2, a transfer length (Lt) of 0.5 µm and a
mobility in the n-In0.53Ga0.47As (Nd = 9 × 1017 /cm3) layer of 2000 cm2/V.s. (c)
Comparison of the series resistance (Rseries) vs tInGaAs extracted from the Id-Vg
curves shown in Figure 6.10 and calculated from the simpliﬁed equivalent circuit
model shown in (b) with estimated and/or extracted surface carrier density [noted
n.t in Equation 6.4] and carrier mobility (µ) parameters. . . . . . . . . . . . . . . 139
6.17 Eﬀective electron mobility (µeff ) vs Ns. Values of µeff at ﬂat-band of 2130, 1975
and 310 cm2/V.s were obtained for planar gate-enclosed junctionless In0.53Ga0.47As
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correction [35]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
xvii
List of Tables
1.1 Scaling rules. α is the scaling parameter [4]. . . . . . . . . . . . . . . . . . . . . . 2
1.2 Performance of state-of-the-art III-V, SOI and bulk Si n-MOSFETs. . . . . . . . 5
2.1 TLM structure, pre-metal annealed MOSCAP and high-k ﬁrst + metal-gate last
n-channel MOSFET process ﬂows. . . . . . . . . . . . . . . . . . . . . . . . . . . 39
2.2 Experimental Rsheet, RC , Lt and ρC obtained for each run of the Doehlert DOE.
F1 and F2 are the anneal temperature factor and the anneal time factor, respectively. 43
2.3 Student's t-test applied to each coeﬃcient of the Rsheet model. . . . . . . . . . . 43
2.4 ANOVA applied to the entire model. . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.1 Model parameters ﬁtted for a range of peak voltage (Vpeak) values going from 0 V
to 2 V. N0bt is the border trap density in the Al2O3 integrated across energy and
thickness, τ is the capture time constant, β is the distribution factor of capture
time constant and Ninv is the inversion-charge density. . . . . . . . . . . . . . . . 104
5.2 RMS surface roughness extracted from AFM measurements. The quoted value
represents the mean from at least three measurements at separate locations (each
on a 1 µm × 1 µm scan area) and the uncertainty is given by the standard deviation.113
6.1 Root mean square (RMS) surface roughness data from AFM measurements taken
on n-In0.53Ga0.47As before digital etch (DE) and after a 10-cycle, 15-cycle and
20-cycle (DE) (Figure 6.7). The quoted values represent the mean, maximum
and minimum from four measurements at separate locations (each on a 1 µm × 1
µm scan area). The uncertainties on the mean values are given by the standard
deviation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
xviii
List of Acronyms
3-D 3-dimension
ac alternative current
AFM atomic force microscopy
ALD atomic layer deposition
ANOVA analysis of variance
C-V capacitance-voltage
CMOS complementary metal-oxide-semiconductor
CP charge pumping
CVD chemical vapor deposition
DC direct current
DE digital etch
DIBL drain-induced barrier lowering
DOE design of experiment
EOT equivalent oxide thickness
FDSOI fully-depleted silicon on insulator
FET ﬁeld eﬀect transistor
FGA forming gas (H2/N2) anneal
G-V conductance-voltage
GAA gate-all-around
GGO gallium gadolinium oxide
H-F high-frequency
xix
List of Acronyms
HP high performance
I-V current-voltage
ICP inversion-charge pumping
ITRS international technology roadmap for semiconductor
LP low power
M-F multi-frequency
MAD molecular atomic deposition
MBD molecular beam deposition
MBE molecular beam epitaxy
MOS metal-oxide-semiconductor
MOSCAP metal-oxide-semiconductor capacitor
MOSFET metal-oxide-semiconductor ﬁeld-eﬀect transistor
MOVPE metal-organic vapor phase epitaxy
OI on insulator
PVD physical vapor deposition
Q-S quasi-static
RMS root mean square
RTA rapid thermal anneal
S/D source and drain
SBH Schottky barrier height
SCR space charge region
SE spectroscopic ellipsometry
SEM scanning electron microscopy
SIMS secondary ion mass spectrometry
SOI silicon on insulator
SP standard power
SRH Shockley-Read-Hall
SRIM stopping and range of ions in matter
SS subthreshold swing
xx
List of Acronyms
TEM transmission electron microscopy
TLM transfer length method
TMA trimethyl-aluminum [Al(CH3)3]
ZTC zero-temperature coeﬃcient
xxi
List of Symbols
α scaling parameter
β0 oﬀset coeﬃcient
β12 interaction coeﬃcient
β11, β22 ﬁrst-order coeﬃcients
β1, β2 ﬁrst-order coeﬃcients
C capacitance [F/m2]
Cfb ﬂat-band capacitance [F/m2]
Cg full-gate capacitance [F/m2]
Cgc gate-to-channel capacitance [F/m2]
Cinv inversion capacitance [F/m2]
Cmin minimum capacitance [F/m2]
Cox oxide capacitance [F/m2]
D duty cycle [%]
d contact separation [m]
Dbt density of border traps [/m3.eV]
∆VT threshold voltage shift [V]
Dit density of interface traps [/m2.eV]
Dtrap surface-equivalent density of interface and border trap [/m2.eV]
E energy [eV]
Ea activation energy [eV]
EC conduction band edge [eV]
Ef Fermi energy [eV]
Eg bandgap [eV]
s semiconductor dielectric constant [F/m]
xxii
List of Symbols
EV valence band edge [eV]
f frequency [Hz]
F1, F2 factors
G conductance [S]
gm transconductance [S/m]
Gp parallel conductance [S/m2]
I current [A]
Id drain current [A/m]
ID,sat drain current in saturation [A/m]
Ijunc junction current [A]
IOFF OFF-state current [A/m]
ION ON-state current [A/m]
ION/IOFF ON-state-to-OFF-state current ratio [A/m]
k relative dielectric constant
kB Boltzmann constant [J/K]
L length [m]
λ attenuation coeﬃcient [m]
LC contact length [m]
Lt transfer length [m]
µC coulomb scattering mobility [m2/V.s]
µeff eﬀective mobility [m2/V.s]
µph phonon scattering mobility [m2/V.s]
µsr surface roughness scattering mobility [m2/V.s]
µtot total mobility [m2/V.s]
Na p-type dopant density [/m3]
N0bt density of border traps integrated across energy and oxide thickness [/m
2]
Nbulk bulk ﬁxed charge density [/m3]
NCP total pumped charge density [/m2]
NCV total charge density (NCV ) obtained from split C-V [/m2]
ND density of charge lost to the drain [/m2]
xxiii
List of Symbols
Nd n-type dopant density [/m3]
ni intrinsic carrier density [/m3]
Nint interface ﬁxed charge density [/m2]
Ninv inversion-charge density [/m2]
N+ surface-equivalent density of ﬁxed positive oxide charge [/m2]
NS density of charge lost to the source [/m2]
Ns carrier density [/m2]
Ntot total charge density [/m2]
ω angular frequency [rad/s]
P P -value
q charge of an electron [C]
Qfixed ﬁxed oxide charge [C/m2]
R resistance [Ω]
R correlation coeﬃcient
R2 determinant coeﬃcient
RC contact resistance [Ω]
Rc,D contact resistance of the drain [Ω]
Rch channel resistance [Ω]
Rc,S contact resistance of the source [Ω]
RD resistance associated to the sheet resistance of the drain [Ω]
rd drain radius [m]
RD−to−G resistance associated to the sheet resistance of the drain-to-gate area [Ω]
ring gate inner radius [m]
routg gate outer radius [m]
rin disk inner radius [m]
rout disk outer radius [m]
RG−to−S resistance associated to the sheet resistance of the gate-to-source area [Ω]
ρC speciﬁc contact resistance [Ω.m2]
Rring resistance of a ring [Ω]
RS resistance associated to the sheet resistance of the source [Ω]
rs source radius [m]
RSD source and drain series resistance [Ω], [Ω/m]
Rseries series resistance [Ω], [Ω/m]
xxiv
List of Symbols
Rsheet sheet resistance [Ω/]
Rtotal total resistance [Ω]
σ capture cross section [m2]
T temperature [K], [◦C]
τ capture time constant [s]
τe electron lifetime [s]
tbar thickness of the bar [m]
tbt oxide thickness over which the border traps are probed [m]
tcharge charge time [s]
tdark dark space thickness [m]
tdischarge discharge time [s]
tf fall time [s]
tInGaAs In0.53Ga0.47As channel thickness [m]
tox oxide thickness [m]
tr rise time [s]
tt tunneling time [s]
V voltage [V]
Vbase base voltage [V]
Vd drain voltage [V]
VDD supply voltage [V]
Vds drain-to-source voltage [V]
Vfb ﬂat-band voltage [V]
V expfb experimental ﬂat-band voltage [V]
V theofb theoretical ﬂat-band voltage [V]
Vg gate voltage [V]
Vgs gate-to-source voltage [V]
Vjunc voltage across the junction [V]
Vpeak peak voltage [V]
VT threshold voltage [V]
V expT experimental threshold voltage [V]
V theoT theoretical threshold voltage [V]
vth thermal velocity [m/s]
W width [m]
xxv
List of Symbols
Wmaxd maximum depletion width [m]
Wf metal work function [eV]
Wfin ﬁn width [m]
x distance [m]
X1, X2 normalized variables
Yˆ estimated response
xxvi
Abstract
This PhD covers the design, fabrication and characterization of planar inversion-mode and junc-
tionless In0.53Ga0.47As metal-oxide-semiconductor ﬁeld-eﬀect transistors (MOSFETs). The ob-
jectives of this work were to (1) use the fabricated devices as test vehicles for further studies of the
defects present in the Al2O3/In0.53Ga0.47As gate stack through the development of alternative
electrical characterization techniques, (2) identify and understand the impact of the MOSFET
fabrication process steps on the gate stack defects and (3) explore defect passivation techniques
and alternative device architechitures to reduce gate stack defects.
An implant activation anneal process was ﬁrst developed for the formation of the source and
drain (S/D) terminals of the inversion-mode device. Test structures based on the transfer length
method (TLM) were fabricated and used as part of a Doehlert design of experiment (DOE) to
investigate a process window covering annealing temperatures of 625◦C to 725◦C and annealing
times of 15 s to 45 s. The optimized process was 715◦C for 32 s, leading to a minimum sheet
resistance (Rsheet) of (195.6±3.4) Ω/. Non-alloyed Au/Ge/Au/Ni/Au contacts, on the sample
annealed at 675◦C for 30 s (centre point of the experimental domain), exhibited a low speciﬁc
contact resistance (ρC) of (7.4± 4.5)× 10−7 Ω.cm2.
The sample annealed at 675◦C for 30 s was further investigated using secondary ion mass
spectrometry (secondary ion mass spectrometry (SIMS)) and cross-sectional transmission elec-
tron microscopy (TEM) analyses. SIMS revealed that Si ions did not diﬀuse with annealing,
while TEM showed the formation of characteristic loop defects potentially responsible for the
Rsheet and ρC degradation. The impact of the activation anneal on the performance of the
metal-oxide-semiconductor (MOS) gate stack was also studied. Large density of interface traps
(Dit) values of 2.0, 2.3 and 2.7 × 1013 /cm2.eV were estimated using the conductance method
on In0.53Ga0.47As metal-oxide-semiconductor capacitors (MOSCAPs) annealed at 675◦C, 700◦C
and 725◦C, respectively. The results indicated that, in the 675◦C to 725◦C range, an increase of
25◦C increased Dit by ∼ 16%.
Fabricated inversion-mode Al2O3/In0.53Ga0.47As MOSFETs were used to investigate the im-
pact of a 300◦C for 30 min forming gas (H2/N2) anneal (FGA) process on their electrical per-
formance. The FGA was found to eﬀectively remove or passivate the ﬁxed positive oxide charge
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present in the Al2O3 gate dielectric, as a reduction in surface-equivalent density of ﬁxed positive
oxide charge (N+) from 6.3 × 1012 /cm2 to 1.3 × 1012 /cm2 was observed following FGA. The
reduction in N+ yielded an increase in ON-state-to-OFF-state current ratio (ION/IOFF ) ratio
of three orders of magnitude due to the removal of an inversion layer, located at the periphery of
the devices, responsible for a large OFF-state current (IOFF ). Moreover, the FGA signiﬁcantly
improved the source or drain-to-substrate junction isolation, with a reduction of two orders of
magnitude in the reverse bias leakage exhibited by the Si-implanted In0.53Ga47As n+/p junctions,
consistent with a passivation of mid-gap defects in the implanted In0.53Ga47As areas. Following
FGA, the devices exhibited a subthreshold swing (SS) of 150 mV/decade, an ION/IOFF of ∼ 104
and the transconductance, drive current and peak eﬀective mobility increased by 29% [to 1.1
mS/mm for a gate length (L) of 20 µm and a drain-to-source voltage (Vds) of 50 mV], 25% [to 19
mV/mm for a L of 20 µm, a Vds of 1.5 V and a gate overdrive of 2 V] and 15% (to 750 cm2/V.s),
respectively.
An alternative technique, based on the ﬁtting of the measured full-gate capacitance (Cg)
vs gate voltage (Vg) and corresponding Maserjian Y -function using a self-consistent Poisson-
Schrödinger solver, was developed to further investigate gate stack defects. The proposed tech-
niques provides more information than the conventional Terman, high-low and conductance meth-
ods. Indeed, this technique can yield (1) the band bending eﬃciency of the gate stack, (2) the
surface-equivalent density of interface and border trap (Dtrap) vs energy (E) proﬁle across the full
In0.53Ga0.47As bandgap and extending in the In0.53Ga0.47As conduction band and (3) the donor
and acceptor nature of the traps. The obtained Dtrap(E) featured a peak of donor-like interface
traps with a density of 1.5 ×1013 /cm2.eV located at ∼ 0.36 eV above the In0.53Ga0.47As va-
lence band edge (EV ) and a high density of donor-like traps increasing towards EV . The analysis
also indicated acceptor-like traps located in the In0.53Ga0.47As conduction band, with a density of
∼ 2.5× 1013 /cm2.eV at 0.3 eV above the In0.53Ga0.47As conduction band edge (EC).
The inversion-charge pumping (ICP) method was investigated for the extraction of the
inversion-charge density (Ninv) and eﬀective mobility (µeff ). The initial method was modi-
ﬁed to minimize the overestimation of Ninv due to charge trapping mechanisms involving traps
located at energy levels lying in the In0.53Ga0.47As bandgap and In0.53Ga0.47As conduction band.
The method was further developed and a multi-frequency (M-F) ICP approach was proposed to
(1) study the traps located at energy levels aligned with the In0.53Ga0.47As conduction band and
(2) eﬀectively separate the charge trapping contribution from Ninv. A discrete trap capture cross
section (σ) of ∼ 4.5 × 10−21 cm2 was obtained, suggesting a very narrow spatial distribution of
border traps located at a distance of ∼ 1.5 Å from the interface. The analysis also revealed a
µeff peaking at ∼ 2850 cm2/V.s at a low Ninv of 7 × 1011 cm2/V.s and rapidly decreasing to
∼ 600 cm2/V.s at Ninv = 1 × 1013 /cm2. Gate-to-channel capacitance (Cgc) split capacitance-
voltage (C-V) measurements performed over a range of temperature going from 292 K to 35 K
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indicated that surface roughness scattering was the main factor limiting the mobility. Atomic
force microscopy (AFM) measurements conﬁrmed a large surface roughness of 1.95 ± 0.28 nm
on the In0.53Ga0.47As channel caused by the S/D implant activation anneal process.
In order to circumvent the issue relative to the S/D implant activation, a planar junctionless
MOSFET based on an Al2O3/n-In0.53Ga0.47As/p-In0.52Al0.48As structure was designed and fab-
ricated. One signiﬁcant advantage of this device architecture is that the thermal budget is set by
the Al2O3 deposition process by atomic layer deposition (ALD). A digital etch (DE) process was
used to thin the In0.53Ga0.47As channel in order to investigate the impact of the In0.53Ga0.47As
channel thickness (tInGaAs) on the device operation and performance. The DE process character-
ization using spectroscopic ellipsometry (SE) and AFM revealed an etch rate of 0.8 nm/cycle and
a root mean square (RMS) surface roughness of 0.28 nm (after 20 cycles), respetively. Values
of Dit near the conduction band in the low-1012 /cm2.eV were also extracted, suggesting that
the DE process did not signiﬁcantly degrade the Al2O3/In0.53Ga0.47As interface properties. The
reducion of tInGaAs oﬀers the advantage of reducing the energy range swept by the Fermi level
when switching the device from ON-state to OFF-state. This was used to maintain the device
operation within the upper part of the In0.53Ga0.47As bandgap, where Dit is the lowest, in order
to achieve lower SS. Scaling of the SS with tInGaAs was succesfully demonstrated for tInGaAs
going from 24 to 16 nm, with a minimum SS of 115 mV/dec. for tInGaAs = 16 nm. Flat-band
µeff values of 2130 and 1975 cm2/V.s were also extracted on devices with tInGaAs values of 24
and 20 nm, respectively.
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Introduction
1.1 Extending Moore's Law
1.1.1 Classic Scaling Rules
In 1965, Gordon Moore predicted that the density of transistors on a chip would double ap-
proximately every 18 months [1]. Even though this empirical prediction was only based on data
collected over a 6-year period (1959 - 1965), the so-called Moore's law has held remarkably well
over the past 48 years, due to the continuous eﬀorts from the semiconductor industry to push
the limits of technology. While it is clear that increasing the density of transistors enables to add
more circuit functionalities to a chip of a given size, many other advantages arise from reducing
the size of the transistors.
In 1974, Dennard and co-workers ﬁrst introduced the principles of transistor scaling (Fig-
ure 1.1), where the dimensions of a transistor are reduced by a scaling factor α to produce a
smaller transistor with enhanced performance [2, 3]. As the dimensions and voltages are reduced
by α and the doping is increased by α, the electric ﬁeld conﬁguration in the smaller transistor
remains the same as that in the original one. As a result, the switching speed of the smaller
transistor increases by α and the power dissipation reduces by α2.
Table 1.1 shows the scaling rules of the main physical parameters. It is worth noting that
these scaling rules imply that the threshold voltage (VT ) should also reduce by α [4]. This cannot
be achieved in a conventional metal-oxide-semiconductor ﬁeld-eﬀect transistor (MOSFET) due
to the impossibility to scale the subthreshold swing (SS) below the 60 mV/dec. limit [at a
temperature (T ) of 292 K], which is known as the Boltzmann limit [5, 6].
The classic Dennard's scaling rules were followed by the semiconductor industry until 2001
(130-nm node) [7], when geometrical scaling was still suﬃcient to deliver performance improve-
ment. In all subsequent technology nodes (i.e.: < 100 nm), short-channel eﬀects, arising from
the very small distance separating the source from the drain, involved performance degradation.
1
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Figure 1.1: Schematic illustration of the transistor scaling, where α is the scaling parameter [2].
Table 1.1: Scaling rules. α is the scaling parameter [4].
Physical Parameter Scaling Factor
Channel Length and Width 1/α
Wiring Width 1/α
Gate Oxide Thickness 1/α
Electric Field in Device 1
Voltage 1/α
On-current per Device 1/α
Doping α
Area 1/α2
Capacitance 1/α
Gate Delay 1/α
Power Dissipation 1/α2
Power Density 1
2
Chapter 1. Introduction
Figure 1.2: Cross-section TEM images of strained silicon transistors (90-nm node) including (a)
n-MOSFET with tensile strain induced by Si3N4 cap ﬁlm and (b) p-MOSFET with compressive
strain induced by SiGe S/D heteroepitaxial regrowth. The gate lengths of the n-MOSFET and
p-MOSFET are 45 nm and 50 nm, respectively [11, 12].
Indeed, as the channel length reduces, drain-induced electrostatic eﬀects lower the energy bar-
rier between the source and the drain, which degrades the VT [VT roll-oﬀ, drain-induced barrier
lowering (DIBL) and SS] [8]. Various techniques including the use of ultra-thin gate dielectrics,
shallow source/drain junctions and high channel doping can be used to reduce short-channel
eﬀects and improve devices performance [9]. However, most of these approaches directly conﬂict
with the goal of obtaining high carrier mobility, low SS, low source and drain series resistance
(RSD), and therefore large ON-state current (ION ) and low OFF-state current (IOFF ) at low
supply voltage.
1.1.2 Technology Boosters
So far, to delay the end of Moore's law, imaginative technology boosters have been progressively
introduced [7]. Since 2003 (90-nm node), tensile and compressive local strain across the Si channel
have been used for the mobility enhancement of holes and electrons, respectively. Tensile strain
on the channel of n-MOSFETs is induced by a Si3N4 cap ﬁlm deposited above the gate stack
[Figure 1.2(a)], while compressive strain on the channel of p-MOSFETs is implemented by SiGe
heteroepitaxial regrowth of the source and drain (S/D) [Figure 1.2(b)] [10]. Unfortunately, the
scaling of the transistor dimensions decreases the volume/quantity of the stressor materials for
both n and p-MOSFETs, thus decreasing mobility and drive current. As a result, performance
was gained in the following technology nodes owing to the integration of even more challenging
processes.
From 2003 to 2007 (90-nm and 65-nm nodes), the scaling of the SiO2 gate dielectric slowed as
3
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Figure 1.3: TEM images of p-MOSFETs of the (a) 65-nm node featuring a SiO2/poly-Si gate
stack and (b) 45-nm node featuring a high-k/metal gate stack. The gate lengths of the devices
in (a) and (b) are 35 nm [12, 13].
a result of the power limitations arising from an increase in gate leakage. Indeed, as the thickness
of the SiO2 gate dielectric reduced to < 2 nm [Figure 1.3(a)], the gate leakage current due to
direct tunneling of electrons through the SiO2 increased to unacceptable levels [14]. In order
to overcome this issue, the high-k/metal gate stack, [Figure 1.3(b)], was introduced in 2008
(45 nm node) [15]. The high dielectric constant (high-k) oxide enabled a gate leakage reduction
by a factor > 25 while scaling the equivalent oxide thickness (EOT) by a factor 0.7 [13]. The
metal gate also replaced the doped polysilicon gate in order to resolve issues of drive current
degradation due to polysilicon depletion [16] and VT variations due to Fermi level pinning at the
high-k/polysilicon interface [17].
In 2011 (22-nm node), a non-planar 3-dimension (3-D) device architecture was introduced in
order to further reduce short-channel eﬀects (Figure 1.4). In this device architecture, the gate
is wrapped around the top and the sidewalls of a Si ﬁn, creating a tri-gate with an improved
electrostatic control over the channel [18]. However, the tri-gate device architecture brings further
process complexity when compared to the conventional planar device architecture. For instance,
obtaining a uniform S/D doping of the ﬁn surfaces using implantation has been found diﬃcult
due to the shadowing eﬀect of adjacent ﬁns [19], suggesting that an alternative technique, such
as plasma doping may be required to achieve sidewall conformal doping [20]. Furthermore,
signiﬁcant challenges remain to maintain a high level of mobility enhancement from stress in
ﬁn structures with numerous free surfaces [7]. Maintaining the scaling roadmap will, therefore,
require further improvement in channel mobility.
The monolithic integration of high-mobility III-V (and Ge) materials on a Si platform repre-
sents a potential long-term option for future sub-22-nm technology nodes [28]. Although III-V
4
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Table 1.2: Performance of state-of-the-art III-V, SOI and bulk Si n-MOSFETs.
Device Dimensions Performance
[Ref.] length (L) Wfin ION IOFF DIBL SS
(nm) (nm) (µA/µm) (nA/µm) (mV/V) (mV/dec.)
InAs-OI 55  278 ∼20 84 105
Planar FET Vds = 0.5 V Vds = 0.5 V
6 nm Al2O3 Vg-VT = 0.5 V Vg-VT = -0.35 V
[21]
In0.62GaAl0.35As 80 20 ∼510 ∼40 23 63
GAA FET Vds = 0.5 V Vds = 0.5 V Vds = 0.5 V
4 nm LaAlO3/ Vg-VT = 0.5 V Vg-VT = -0.3 V
0.5 nm Al2O3
[22]
In0.53GaAl0.47As 140  ∼200 ∼20 110 100
Planar FET Vds = 0.5 V Vds = 0.5 V Vds = 0.5 V
6.5 nm HfO2/ Vg-VT = 0.5 V Vg-VT = -0.35 V
0.5 nm Al2O3
[23]
In0.53GaAl0.47As 140 40 ∼200 ∼4 20 90
GAA FET Vds = 0.5 V Vds = 0.5 V Vds = 0.5 V
7 nm Al2O3/ Vg-VT = 0.5 V Vg-VT = -0.35 V
1 nm InP
[24]
In0.53GaAl0.47As 60 40 ∼500 ∼100 65 95
Tri-gate FET Vds = 0.5 V Vds = 0.5 V Vds = 0.5 V
high-k Vg-VT = 0.5 V Vg-VT = -0.2 V
[25]
FDSOI 24  1070 16 <100 <85
Planar FET Vds = 1 V Vds = 1 V Vds = 0.5 V
[26]
SOI 13 22 455 5 130 70
Junctionless FET Vds = 0.9 V Vds = 0.9 V Vds = 0.9 V
HfSiON Vg-VT = 0.65 V Vg-VT = -0.25 V
[27]
Bulk Si
Tri-gate FET
(LP) 34  410 30 × 10-3 30 64
(SP) 34  710 1 30 66
(HP) 30  1080 100 30 71
[18] Vds = 0.75 V Vds = 0.75 V Vds = 0.75 V
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Figure 1.4: TEM of ﬁn, TEM of gate, and tilted SEM of 22-nm node non-planar 3-D transistors
featuring thin gate for logic application (top) and thick gate for high-voltage application (bottom)
[18].
MOSFETs with a deeply-scaled channel in planar and non-planar 3-D architectures have already
been reported to have performance approaching that of state-of-the-art and silicon on insulator
(SOI) and bulk Si n-MOSFETs (Table 1.2), many issues still need to be addressed for this option
to become viable from an industry standpoint. First, high-k/III-V gate stacks with suﬃciently
low defect densities will have to be obtained in order to demonstrate III-V MOSFETs with per-
formance signiﬁcantly exceeding that of the best Si and SOI MOSFETs. In addition, S/D regions
with extremely low contact resistance will have to be demonstrated in order to meet the scaling
targets of the 12-nm node. Finally, the III-V materials will have to be integrated on large Si
platforms in order to enable mass production and large economy of scale.
1.2 Challenges for High-k/III-V MOSFETs
1.2.1 Low Defect Densities in High-k/III-V Gate Stacks
Achieving low defect densities in high-k/III-V gate stacks represents a considerable challenge as,
unlike their Si counterpart, III-V semiconductors do not have a high quality native oxide. As
a result, a high density of electrically active defects is observed not only at the high-k/III-V
interface but also within the high-k dielectric.
The terminology used to deﬁne these defects is in line with the standardized terminology
developed for the SiO2/Si system by the Deal committee in 1979 [29] and updated by Fleet-
wood in 1992 [30]. The high-k/III-V defect terminology is presented using the case of the
Al2O3/In0.53Ga0.53As system, which is the most widely studied high-k/III-V system.
The Al2O3 and In0.53Ga0.53As materials combine interesting electrical properties with good
6
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growth process control, making the Al2O3/In0.53Ga0.53As system highly attractive for metal-
oxide-semiconductor (MOS) studies. Al2O3 oﬀers a high bandgap (∼ 9 eV), a high breakdown
electric ﬁeld (5 - 30 MV/cm), a reasonably high dielectric constant (8.6 - 10) along with a high
thermal stability (> 1000◦C) [31], while In0.53Ga0.53As features a high Hall electron mobility of
4000 - 5000 cm2/V.s [32], a suﬃciently large bandgap of 0.74 eV [33] to avoid leakage current
due to band-to-band tunneling [34] and a large intervalley separation of 0.5 eV that prevents
population of the low mobility L and X valleys [35]. Moreover, from a processing point of view,
the deposition of highly uniform Al2O3 ﬁlms by atomic layer deposition (ALD) using trimethyl-
aluminum [Al(CH3)3] (TMA) and H2O precursors is very well controlled [36] and high quality
In0.53Ga0.53As ﬁlms are routinely grown lattice matched to epi-ready InP substrates by molecular
beam epitaxy (MBE) and metal-organic vapor phase epitaxy (MOVPE) [37].
Defects such as interface traps, near-interface oxide traps (referred to here as border traps1,2)
and ﬁxed oxide charges are depicted separately in Figure 1.5 (a), (b) and (c), respectively. Inter-
face traps can exchange charges with the In0.53Ga0.53As channel through a thermally activated
Shockley-Read-Hall (SRH) process [45] and the trap occupancy is set by the Fermi-Dirac statis-
tics [46]. In the Al2O3/In0.53Ga0.53As MOS system, the interface traps located at energy levels
lying within the bandgap are donors (+/0), while the interface traps located within the conduc-
tion band [47] are acceptors (0/-) [Figure 1.5(a)] [38, 39].
Recent studies have also indicated the presence of border traps located within a few nanome-
ters from the Al2O3/In0.53Ga0.53As interface [41, 42] and at energy levels aligned with the
In0.53Ga0.53As conduction band [43] [Figure 1.5(b)]. Border traps are charged and discharged
through a temperature-independent tunneling process [43] within timescales depending on their
distances from the interface [38, 48].
Fixed oxide charges are oxide traps that do not communicate with the underlying channel
as their energy position is either too high or too low to be reached by the Fermi level, making
them always empty or always full [44] [Figure 1.5(c)]. The sign of their charge then depends
on their nature (donor or acceptor) and on their energy position. As a result, a ﬁxed positive
charge is an always-empty donor (+/0) oxide trap, while a ﬁxed negative charge is an always-full
acceptor (0/-) oxide trap.
The interface traps located within the In0.53Ga0.53As bandgap are responsible for the degra-
dation of the switching performance (high SS). In the case of excessively large density of interface
traps (Dit), the Fermi level can remain pinned within the In0.53Ga0.53As bandgap, preventing
the device from turning oﬀ. The interface traps located within the In0.53Ga0.53As conduction
band have been reported to pin the Fermi level within the conduction band [47], limiting the
1The term border trap originates from an analogy with the term border state, which was used in the context
of the American Civil War (1861-1865) [30].
2Fleetwood deﬁned border traps as oxide traps located within ∼ 3 nm from the interface [30]. In recent MOS
gate stack technologies, the oxides are so thin that all oxide traps can be considered to be border traps.
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Figure 1.5: (a) Interface traps [3840], (b) border traps [4143] and (c) ﬁxed oxide charges [44]
in an Al2O3/In0.53Ga0.47As MOS device.
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Figure 1.6: Multi-frequency (M-F) capacitance-voltage (C-V) characteristics obtained on
Al2O3/n-In0.53Ga0.47As MOSCAPs without (a) and with (b) the optimized (NH4)2S surface
passivation reported in [49]. The M-F C-V characteristics were measured by Éamon O'Connor.
(c) Impact of the same surface passivation on the eﬀective mobility (µeff ) vs carrier censity
(Ns) extracted on ﬂatband-mode MOSFETs [50]. The surface passivation was performed at the
Tyndall National Institute and the design, fabrication and characterization of the ﬂatband-mode
Al2O3/In0.53Ga0.47As MOSFETs were performed at the University of Glasgow.
electron mobility and drive current. Since the interface traps located within the In0.53Ga0.53As
conduction band are acceptors, they also have the potential to result in mobility degradation due
to Coulomb scattering. The border traps are responsible for the hysteresis generally observed
in the current-voltage (I-V) and capacitance-voltage (C-V) characteristics of transistors, leading
to VT instabilities. Fixed oxide charges are responsible for the VT shift and for the mobility
degradation due to Coulomb scattering.
Continuous eﬀorts to improve defect passivation and dielectric deposition processes have re-
sulted in signiﬁcant reductions in the densities of interface traps, border traps and ﬁxed oxide
charges present in high-k/III-V gate stacks. The use of metal-oxide-semiconductor capacitors
(MOSCAPs) has been particularly relevant to the optimization of high-k/III-V gate stacks. In-
deed, when compared to MOSFETs, MOSCAPs oﬀer the process simplicity needed for testing
alternative passivation and deposition processes in the absence of the subsequent transistor pro-
cess steps (i.e.: implantation, anneal, plasma etch), which can also aﬀect the gate stack quality.
Once optimized using a MOSCAP, the gate stack process can be integrated in a MOSFET process
9
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Figure 1.7: Dit values reported in the literature since 2008 for In0.53Ga0.53As MOS structures
with LaAlO3 [53], ZrO2 [54], HfO2 [5560], Al2O3 [42, 49, 6069], Si3N4 [70] and SiO2 [71] gate
oxides. The k-values of these gate oxides are reported in [14].
ﬂow. As an example, Figure 1.6(a) and (b) show the signiﬁcant reduction in frequency disper-
sion near the accumulation region in the multi-frequency (M-F) C-V characteristics of Al2O3/n-
In0.53Ga0.53As MOSCAPs following the optimized (NH4)2S surface passivation process reported
in [49]. The integration of this process in an implant-free ﬂatband-mode Al2O3/In0.53Ga0.53As
MOSFET process ﬂow [51] yielded a signiﬁcant increase in eﬀective mobility (µeff ) at low carrier
density (Ns) [Figure 1.6(c)] [50], consistent with a reduction in Coulomb scattering [52] due to
a reduction in Dit near the In0.53Ga0.53As conduction band.
The main results reported on the passivation and electrical characterization of interface traps,
border traps and ﬁxed oxide charges are discussed in further detail in sub-sections 1.2.1.1, 1.2.1.2
and 1.2.1.3, respectively.
1.2.1.1 Interface Trap Passivation and Characterization
The passivation and characterization of interface traps, located at energy levels lying within
the In0.53Ga0.53As bandgap, have been the focus of intense research in recent years. Figure 1.7
compares Dit values reported in the literature since 2008 for In0.53Ga0.53As MOSCAPs with
LaAlO3 [53], ZrO2 [54], HfO2 [5560], Al2O3 [42, 49, 6069], Si3N4 [70] and SiO2 [71] gate
oxides. The short-dash red lines, representing the minimum and maximum Dit values, show a
discrepancy of more than 2 orders of magnitude, with reported Dit values ranging from low-1011
/cm2.eV to exceeding 1014 /cm2.eV.
Part of this discrepancy can be attributed to the variability in surface passivation and oxide
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Figure 1.8: Comparison of the Dit values reported for (a) HfO2/In0.53Ga0.53As MOS structures
[5560] and (b) Al2O3/In0.53Ga0.53As MOS structures [42, 49, 6069].
deposition processes. Various passivation methods, including treatment in (NH4)2S [49], in-
situ H2S exposure subsequent to MOVPE [72], in-situ hydrogen [73] and nitrogen [59] plasmas
prior to ALD, deposition of thin Si [74, 75], and Ge interlayers [76] and forming gas (H2/N2)
annealing [77, 78] have shown improvements over unpassivated interfaces. Moreover, chemical
vapor deposition (CVD) [70], physical vapor deposition (PVD) [71], molecular atomic deposition
(MAD) [65] and molecular beam deposition (MBD) [79] have been reported for the deposition
of various gate dielectrics on In0.53Ga0.53As, but the ALD [36, 80] has now become mainstream,
especially since the observation of the ALD self-cleaning eﬀect on GaAs [8183] and on InGaAs
[84].
Part of this discrepancy can also be attributed to the high-k/In0.53Ga0.47As interface control
dependence on the composition of the gate dielectric. Figure 1.8 suggests that Al2O3 can oﬀer sig-
niﬁcantly better interface properties than HfO2, especially in the upper part of the In0.53Ga0.47As
bandgap, which is of particular interest for n-channel MOSFETs. A number of groups have taken
advantage of the good interface properties of the Al2O3/InGaAs system to form bi-layer oxide
stacks, where the Al2O3 is sandwiched between the InGaAs and an oxide of high-k value such
as HfO2 [59, 60, 85, 86], ZrO2 [54] and LaAlO3 [22].
The discrepancy in the reported Dit values extracted on high-k/In0.53Ga0.53As MOSCAPs
can also arise from the diﬀerences in Dit extraction methods [87]. This issue is illustrated in
Figure 1.9, where a discrepancy of ∼ 2 orders of magnitude is observed between reported mid-
gap Dit values extracted on similar ALD Al2O3 ﬁlms deposited ex-situ on sulphur passivated
11
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Figure 1.9: Dit values extracted on similar ex-situ deposited ALD Al2O3 ﬁlms on sulphur passi-
vated In0.53Ga0.53As using the conductance method [49, 57, 61, 63, 64, 66], a method based on
the ﬁtting of a measured quasi-static (Q-S) C-V [62], the high-low frequency capacitance method
[49] and the charge pumping method [42].
In0.53Ga0.53As surfaces using the conductance method [49, 57, 61, 63, 64, 66], a method based on
the ﬁtting of a measured quasi-static (Q-S) C-V [62], the high-low frequency capacitance method
[49] and the charge pumping method [42].
The most commonly used methods, such as the conductance method [88], the low-frequency
(Berglund) method [89], the high-frequency (Terman) method [90] and the combined high-low fre-
quency capacitance (Castagné-Vapaille) method [91], were initially established to evaluate inter-
face trap densities in the SiO2/Si system. Unfortunately, these methods require various assump-
tions/approximations to be made in order to obtain parameters such as the oxide capacitance,
the doping concentration or the capture cross sections. While these assumptions/approximations
enable correct Dit extraction in the SiO2/Si system, blindly applying them to high-k/InGaAs
systems can lead to erroneous Dit values [92, 93]. This is mainly due to the fact that InGaAs
features a lower conduction band density of state and smaller bandgap than Si and that the Dit in
high-k/InGaAs systems is signiﬁcantly higher than that in the SiO2/Si MOS system. Although
some guidelines [92] have been reported to improve on the accuracy of the Dit extraction in the
high-k/InGaAs MOSCAPs, several issues still remain.
The conductance method, which is the most reliable and widely used Dit extraction method
[93], is only valid when applied in depletion [88]. This represents a signiﬁcant limitation for ex-
tracting the Dit proﬁle across the full InGaAs bandgap, which is generally circumvented through
the measurement of both n-type and p-type MOS structures [49] under the assumption that the
12
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Si (n-type) and Zn (p-type) dopants, and diﬀerences in InGaAs growth conditions, have similar
or no impact on the quality of the high-k/InGaAs interface.
The availability of high-k/III-V MOSFETs has enabled the development of alternative Dit
extraction methods to address the limitation of the conductance method. Martens et al. de-
veloped a full conductance method to extract the Dit across the full semiconductor bandgap
[93, 94], Ali et al. modeled the M-F gate-to-channel split C-V and conductance-voltage (G-V)
characteristics to extract the Dit near the In0.53Ga0.53As conduction band [53] and complement
the conventional conductance method [88]. The charge pumping technique [95] was also used to
proﬁle the Dit across the InGaAs bandgap [42, 67, 96, 97], and yielded Dit proﬁles in reason-
able agreement with those obtained from the other methods. Hall measurements were recently
performed on high-k/III-V gated Hall bars as part of mobility studies [47, 98]. Contrary to the
conventional gate-to-channel split C-V technique, which only enables to extract the total charge
density (sum of inversion charge and trapped charge densities), the Hall measurement technique
yields the mobile (inversion) charge density. In the work reported by Taoka et al. in [47], the
total charge density obtained from gate-to-channel split C-V measurements was compared to the
mobile charge density extracted from Hall measurements in order to extract the trap density
located at energy levels aligned with the conduction band. This study revealed that large trap
densities > 1012 /cm2.eV were responsible for the Fermi level pinning inside the InGaAs conduc-
tion band, leading to a signiﬁcant ION degradation. Although this issue was initially attributed
to the presence of interface traps located at energy levels aligned with the InGaAs conduction
band [47], it is noted that border traps could also contribute to the pinning of the Fermi level
inside the InGaAs condution band.
1.2.1.2 Border Trap Passivation and Characterization
The presence of border traps located at energy levels aligned with the InGaAs conduction band
and their eﬀective passivation using a forming gas (H2/N2) anneal (FGA) process was demon-
strated in [43] through the analysis of the frequency dispersion in the accumulation region of
the M-F C-V characteristics of Al2O3/n-In0.53Ga0.53As MOSCAPs measured over a range of T
before and after FGA. No signiﬁcant change in frequency dispersion in accumulation was ob-
served when varying T during measurements, suggesting the presence of a tunneling process
involving border traps located at energy levels aligned with the In0.53Ga0.53As conduction band.
Moreover, a marked reduction in frequency dispersion was observed following FGA, indicating
a passivation of border traps with FGA. Admittance models accounting for the spatial distribu-
tion of border traps were then developed to explain the frequency dispersion in the accumulation
region of the M-F C-V characteristics of Al2O3/n-In0.53Ga0.53As MOSCAPs [38, 48]. Following
these studies, a more direct method based on the charge pumping technique [95] was applied
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to Al2O3/n-In0.53Ga0.53As MOSFETs in order to obtain the spatial distribution of border traps
across the Al2O3 ﬁlm thickness [42]. However, as the charge pumping method requires the use of
a body contact, which is not always available in III-V MOSFETs, an alternative method based
on high-frequency transconductance measurements was proposed by Johansson et al. in order to
circumvent this problem [41]. This alternative method, demonstrated on planar surface-channel
and vertical nanowire III-V MOSFETs, featuring a 6.5-nm-thick HfO2 gate dielectric on a 0.5-
nm-thick Al2O3 interface control layer, yielded border trap densities of ∼ 1021 /cm3.eV near the
interface (depth < 0.5 nm) and of ∼ 1019 /cm3.eV deeper in the oxide (depth > 0.5 nm) [41].
These border trap density values are consistent with the values extracted from C-V [38, 43, 48]
and charge pumping [42] measurements.
1.2.1.3 Fixed Oxide Charge Passivation and Characterization
The nature and density of ﬁxed oxide charges can be extracted using a set of MOSCAPs featuring
diﬀerent oxide thickness (tox) [100]. This method was applied in [99] to characterize the ﬁxed
oxide charges present in the Al2O3/In0.53Ga0.53As system. C-V characteristics, recorded at a
frequency (f) of 1 MHz and a T of -50◦C to minimize the contribution of interface and border
traps to the measured capacitance [Figure 1.10(a)], were used to extract the ﬂat-band voltage
(Vfb) associated with each tox. As the presence of positive (negative) ﬁxed charges manifests itself
as a negative (positive) shift of the Vfb relative to the theoretical ﬂat-band voltage, the negative
slope and positive intercept of the linear relationship observed on the Vfb vs tox curve revealed
a negative interface ﬁxed charge density (Nint) of 1013 /cm2 at the Al2O3/n-In0.53Ga0.53As
interface along with a positive bulk ﬁxed charge density (Nbulk) of 2 × 1019 /cm3 distributed
throughout the bulk of the Al2O3 ﬁlm [inset Figure 1.10(a)].
The eﬀect of FGA on the ﬁxed oxide charges present in the Al2O3/In0.53Ga0.53As system
has been studied in [44, 99, 101]. Comparing the pre-FGA [Figure 1.10(a)] and post-FGA
[Figure 1.10(b)] C-V characteristics reported in [99], clearly shows that FGA is an eﬃcient
technique to passivate ﬁxed charges. Indeed, after FGA, the C-V characteristics are aligned at
V theofb (within the error on the estimation of the metal work function) [Figure 1.10(b)] and the
Vfb shift with tox has become negligible [inset Figure 1.10(b)]. A detailed analysis of the Vfb
vs tox data following FGA revealed a negative ﬁxed charge density of 7.4 × 1011 /cm2 at the
interface along with a positive ﬁxed charge density of 5 × 1018 /cm3 distributed throughout the
bulk of the Al2O3 ﬁlm, representing a reduction in interface ﬁxed charge density and bulk ﬁxed
charge density of 92% and 75%, respectively.
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Figure 1.10: Normalized C-V characteristics measured on Al2O3/n-In0.53Ga0.53As MOSCAPs
at a frequency (f) of 1 MHz and a temperature (T ) of -50◦C (a) before and (b) after FGA
[99]. The oxide thickness (tox) ranges from 11.5 nm to 20 nm. The insets show the evolution
of the ﬂat-band voltage (Vfb) as a function of tox. Nbulk and Nint represent the bulk and the
interface ﬁxed charge densities, respectively. The beige shaded area indicates the uncertainty on
the theoretical ﬂat-band voltage (V theofb ).
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Figure 1.11: Transfer length (Lt) vs speciﬁc contact resistivity (ρC) curve calculated for n-
In0.53Ga0.53As epitaxially doped to ∼ 3.5 × 1019 /cm3 featuring a sheet resistance (Rsheet) of 17
Ω/ [103]. In this conﬁguration, the contact length (LC) of 7 nm targeted for the 12-nm node
is much lower than Lt.
1.2.2 Low Resistance Source and Drain Contacts
Aggressive scaling of the S/D is also urgently needed for potential insertion of III-V MOSFETs
into production by 2020 (12-nm node). At this stage and according to the international tech-
nology roadmap for semiconductor (ITRS), the MOSFETs should feature a drain current in
saturation (ID,sat) of 2733 µA/µm at a supply voltage (VDD) of 0.68 V with a S/D contact
length (LC) of 7 nm and a RSD of 120 Ω.µm [102].
In order to put these values in the perspective of a future III-V MOSFET, we can assume an
In0.53Ga0.53As device meeting the 12-nm node performance/scaling targets [102] and featuring
S/D made of an n-In0.53Ga0.53As material epitaxially doped to its saturation limit (∼ 3.5 ×
1019 /cm3). The successful MBE growth of such a material was reported in [103], where the
presented transfer length method (TLM) [104] analysis was used to extract an n-In0.53Ga0.53As
sheet resistance (Rsheet) of ∼ 17 Ω/. The transfer length (Lt), which is the distance over which
most (1/e) of the current ﬂows from the semiconductor to the metal (or vice versa), can then be
calculated as a function of speciﬁc contact resistance (ρC) for a given Rsheet (Figure 1.11) using:
Lt = ρC/
√
Rsheet (1.1)
In such a device conﬁguration, it is clear that the LC of 7 nm targeted for the 12-nm node would
be much lower than Lt, leading to signiﬁcant current crowding and an exponential increase in ρC
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Figure 1.12: Percentage loss in drain current in saturation (ID,sat) vs speciﬁc contact resistivity
(ρC) curve calculated for a 12-nm node device using the method reported in [106].
[105]. Assuming a RSD dominated by contact resistances, it is possible to estimate the impact
of ρC on ID,sat using the method reported in [106]. From Figure 1.12, it is clear that the 12-nm
node will require an ultralow ρC of < 5 × 10-9 Ω.cm2, in close agreement with [105].
In the case of experimental InGaAs MOSFETs used as test vehicles for gate stack engineering
and characterization, the S/D areas are generally formed by Si implantation [39, 42, 77, 101, 107
109]. So far, maximum doping concentrations in the range of ∼ 4 × 1018 /cm3 have been achieved
using this technique [110]. Such doping levels appear to be insuﬃcient to achieve the ρC < 5 ×
10-9 Ω.cm2 target. Alternatives to implantation are currently under investigation. Values of ρC
< 10-8 Ω.cm2 have been successfully obtained on n-InGaAs surfaces epitaxially doped to ∼ 3.5
× 1019 /cm3 and treated with HN4OH prior to metal contact deposition [103]. To improve on
the reproducibility, contacts deposited in-situ by MBE on highly doped (> 1019 /cm3) n-InAs
and n-InGaAs surfaces were investigated and revealed ultralow ρC values in the range of 5.0 ×
10-9 to 1.5 × 10-8 Ω.cm2 [111, 112].
However, since this technique adds signiﬁcant process complexity, a diﬀerent approach to
form low Schottky barrier height (SBH) contacts using a nikelide Ni-InxGa1-xAs metallic
phase is now attracting signiﬁcant attention [113, 114]. In [115], contacts formed by alloying
a thin ex-situ deposited Ni ﬁlm with InxGa1-xAs, were reported to oﬀer a low SBH of 0.13
eV for Ni-In0.53Ga0.53As/In0.53Ga0.53As and almost 0 eV for Ni-InxGa1-xAs/InxGa1-xAs (x >
0.7). This technique, which also oﬀers the advantage of being fully complementary metal-oxide-
semiconductor (CMOS) compatible [116], was adopted by a number of groups for the S/D contact
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formation of III-V MOSFETs [21, 116, 117]. Very recently, this technique was applied to un-
doped InAs to form a Ni-InAs phase, which yielded a record low ρC value of 2.7 × 10-9 Ω.cm2
[118]. This important result not only conﬁrms the trend reported in [115] for SBH reduction
with In concentration, but also gives strong evidence that the 12-nm node ITRS target for ρC is
achievable with InAs.
1.2.3 Integration of III-V Channel Materials on a Si Platform
Finally, the insertion of III-V MOSFETs into production will require the integration of III-V
materials on large Si platforms. While various techniques including the use of III-V composite
buﬀers [119, 120], shallow trenches in Si for aspect ratio trapping [121, 122] and wafer bonding
[123, 124] have already been demonstrated, further improvements are still required in order to
meet industry requirements. While it is clear that addressing this issue is of critical importance
to the future of the III-V MOSFET technology, this research topic goes beyond the objectives
of this thesis.
1.3 Objectives and Organization of the Thesis
This thesis covers the development and analysis of two Al2O3/In0.53Ga0.53As MOSFET device ar-
chitectures. The fabricated devices were used to investigate the ﬁxed oxide charge [107], interface
traps [39] and border traps in the Al2O3/In0.53Ga0.53As gate stack along with the factors which
limit carrier mobility in the In0.53Ga0.53As channel [108, 125]. The ﬁrst Al2O3/In0.53Ga0.53As
MOSFET developed was a conventional inversion-mode device, with a surface channel and Si-
implanted S/D regions [126]. The second Al2O3/In0.53Ga0.53As MOSFET architecture was based
on the junctionless device concept, ﬁrst reported by Prof. J. P. Colinge on SOI in 2010 [127]. The
fabricated junctionless Al2O3/In0.53Ga0.53As MOSFET featured a fully-depleted In0.53Ga0.53As
channel isolated by a wide bandgap In0.52Al0.48As buﬀer [126].
Figure 1.13 shows a logic ﬂow chart of the research work presented in this thesis. The work
started with a preliminary study of the Si implant activation in p-In0.53Ga0.53As [78], to form
the S/D regions of the inversion-mode MOSFET. Test structures based on the TLM [104] were
used in a Doehlert design of experiment [128] to optimize the activation anneal process, while
MOSCAPs were used to investigate the impact of the activation anneal process on the MOS gate
stack performance [129] (Chapter 2). A FGA process was used to improve the performance
of the fabricated inversion-mode MOSFETs [107] and extend on the study of ﬁxed oxide charge
passivation by FGA reported by Long et al. in [99] (Chapter 3). The devices were also used as
test vehicles for the investigation of electrically active defects present in the Al2O3/In0.53Ga0.53As
gate stack [39, 130]. An alternative technique based on a combination of full-gate capacitance
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Figure 1.13: Logic ﬂow chart of research work presented in this thesis.
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measurements [131] and self-consistent Poisson-Schrödinger calculations [132, 133] was devel-
oped for this purpose (Chapter 4). The electron mobility in the In0.53Ga0.53As channel was
also investigated (Chapter 5). The application of the inversion-charge pumping (ICP) method,
ﬁrst proposed by Kerber et al. in [95, 134] for the mobility extraction of high-k/SiO2/Si MOS-
FETs, was demonstrated on Al2O3/In0.53Ga0.53As MOSFETs [125] and further developed for
the characterization of border traps. The obtained mobility results were also compared to low-
temperature split C-V results. These detailed investigations allowed to identify a major issue
arising from the S/D formation of the inversion-mode device architecture. In order to circum-
vent this issue, an Al2O3/In0.53Ga0.53As junctionless MOSFET was developed [126]. The impact
of channel thickness on the performance of the fabricated junctionless devices was also studied
(Chapter 6). In the last chapter (Chapter 7), a summary of the main results obtained in this
work is presented along with some suggestions for further research.
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Chapter 2
Source/Drain Activation and Impact on
Gate Stack
2.1 Introduction
As mentioned in section 1.2.1 (page 6), a signiﬁcant amount of research has already been ded-
icated to the integration of high-k gate oxides on In0.53Ga0.47As substrates through the use
of metal-oxide-semiconductor capacitors (MOSCAPs). However, the additional process steps
required to form the source and drain (S/D) of an In0.53Ga0.47As MOSFET can signiﬁcantly
increase the complexity of the device fabrication process ﬂow. As a result, the In0.53Ga0.47As
MOSFET fabrication process ﬂow must be carefully engineered so that the formation of the S/D
does not excessively degrade the electrical properties of the gate stack.
Two types of process ﬂows are generally reported for S/D-implanted III-V metal-oxide-
semiconductor ﬁeld-eﬀect transistors (MOSFETs): the gate-ﬁrst process [13] and the gate-last
process [35]. The gate-ﬁrst process oﬀers the advantage of being a self-aligned process. How-
ever, since the high-k/metal-gate stack is formed before the S/D implant and anneal steps, the
metal, the high-k and the high-k/In0.53Ga0.47As interface have to withstand the activation an-
neal process, which generally leads to performance degradation of the gate stack. In the gate-last
process, which is non self-aligned, the high-k/metal-gate stack is deposited after the S/D implant
and anneal steps. This adds further process complexity as a sacriﬁcial oxide layer needs to be
deposited before the S/D implant and removed after the S/D activation anneal. Although it
was demonstrated in [3] that the gate-last process oﬀers better gate stack electrical properties
than the gate-ﬁrst process, we speculate that the gate-last process may suﬀer from repeatability
issues as the In0.53Ga0.47As surface is exposed to additional processing before the high-k oxide
deposition.
The high-k ﬁrst + metal-gate last process represents an intermediate approach between the
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Table 2.1: TLM structure, pre-metal annealed MOSCAP and high-k ﬁrst + metal-gate last
n-channel MOSFET process ﬂows.
Process step TLM MOSCAP MOSFET
High-k ALD (HfO2 or Al2O3/HfO2) X X X
High-k and mesa etch X X
Si Implantation X X
Activation anneal X X X
High-k etch X X X
Field SiO2 evaporation X
Ti/Pt/Au body contact X X
Pd gate contact X X
Au/Ge/Au/Ni/Au ohmic contacts X X
gate-ﬁrst and gate-last processes, where the high-k oxide is deposited before the S/D implant
and S/D activation anneal but the metal-gate is formed after the S/D activation anneal. This
approach enables to minimize the In0.53Ga0.47As native oxide formation due to air exposure and
the In0.53Ga0.47As surface degradation/contamination due to additional wet chemical treatments.
It also avoids the annealing of the metal-gate during the S/D activation process. Removing these
sources of gate stack degradation allows the study of the impact of the S/D activation anneal on
the high-k oxide insulating properties and on the high-k/In0.53Ga0.47As interface.
In this work, we ﬁrst optimized the S/D activation anneal process using test structures based
on the transfer length method (TLM) [6] as part of a Doehlert design of experiment (DOE)
[7]. We also investigated the impact of the S/D activation anneal process on the gate stack
performance of pre-metal annealed In0.53Ga0.47As MOSCAPs and fabricated high-k ﬁrst +
metal-gate-last In0.53Ga0.47As n-MOSFETs.
2.2 Samples Preparation
TLM structures, pre-metal annealed MOSCAPs (MOSCAPs exposed to S/D activation an-
neal prior to gate metal deposition) and high-k ﬁrst + metal-gate last n-channel MOSFETs,
were fabricated on p-In0.53Ga0.47As (80 nm, 5 × 1016 /cm3)/p-InP buﬀer (80 nm, 5 × 1016
/cm3)/Semi-Insulating (SI)-InP wafers grown by metal-organic vapor phase epitaxy (MOVPE).
The growth was performed at low pressure (80 mbar) in a commercial horizontal MOVPE reac-
tor using standard metalorganic precursors: trimethylindium (TMIn), trimethylgallium (TMGa),
and Diethylzinc (DEZn), puriﬁed hydride precursors: arsine (AsH3) and phosphine (PH3) in pu-
riﬁed N2 carrier gas. The growth temperature was 760◦C (thermocouple) and the growth rate
was 1 µm/h throughout. The V/III ratio during the In0.53Ga0.47As layer growth was 140. Low
temperature photoluminescence (10 K) linewidths below 1 meV (unpublished data) were system-
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atically obtained on In0.53Ga0.47As quantum wells in GaAs barriers, conﬁrming state of the art
MOVPE quality [8]. The InP buﬀer layer and the In0.53Ga0.47As layer were both Zn doped to 5
× 1016 /cm3. The Zn doping level was extracted by electrochemical capacitance-voltage proﬁle.
The process ﬂows of the fabricated TLM structures, pre-metal annealed MOSCAPs and
MOSFETs are shown in Table 2.1. Details on the lithography mask sets designed for the fabri-
cation of the devices are given in Appendix B. The high-k oxide (10 nm HfO2 or 2 nm Al2O3
followed by 8 nm HfO2) ﬁlms were deposited by atomic layer deposition (ALD) at 250◦C without
any In0.53Ga0.47As surface passivation process. The ALD ﬁlms were characterized by spectro-
scopic ellipsometry (SE). The implantation was performed at a 7◦ angle with a Si dose of 1
× 1014 cm-2 at 80 keV and 1 × 1014 cm-2 at 30 keV (similar to [9]). It is noted that the im-
plant parameters were selected to obtain an implant proﬁle extending all the way through the
p-In0.53Ga0.47As/p-InP layers to the SI-InP substrate [Figure 2.4(a)], preventing any parasitic
leakage from an underlying p-type layer.
The high-k oxide was etched in a BCl3 plasma and the mesa were formed using a CH4/H2
plasma etch process (etch depth ∼ 200 nm). The implant activation anneal was performed in a
N2 ambient using a calibrated rapid thermal anneal (RTA) system. The ﬁeld SiO2, the Pd gate
and the Au (14 nm)/Ge (14 nm)/Au (14 nm)/Ni (11 nm)/Au (200 nm)1 S/D contacts [11] were
deﬁned by lift-oﬀ lithography and deposited via electron-beam evaporation.
A review of the activation anneal processes reported in the literature [1218] clearly indicated
that a wide part of the experimental domain remained unexplored [Figure 2.1(a)]. This was partly
explained by our preliminary tests (data not shown), which revealed that the In0.53Ga0.47As/InP
system was subject to surface etch pits when exposed to thermal budgets greater 700◦C for 20
s, in agreement with [19]. With this in mind, we selected and designed a Doehlert DOE to cover
most of the remaining experimental domain. Figure 2.1(b) shows an optical image of a fabricated
TLM structure used as part of the DOE. The width (W ) of the Si-implanted TLM bar is 30 µm
and the metal contact separation (d) are 5, 10, 15, 25, 40 and 60 µm.
2.3 Doehlert Design of Experiment
Doehlert DOEs are second-order uniform-shell designs [7], which oﬀer signiﬁcant advantages over
second-order counterparts such as central composite and Box-Behnken designs. They need fewer
experimental runs per number of model coeﬃcients and are, therefore, more eﬃcient [20]. The
methods of implementation, statistical analysis and process optimization used in this study are
presented in Appendix A (page 152). Further details can be obtained in reference [21]. Brieﬂy,
1The Au/Ge/Au stack forms an eutectic that melts at 360◦C. The Ge diﬀuses in the In0.53Ga0.47As and acts
as a n-type dopant. The Ni enhances the Ge diﬀusion process and also prevents the contact from balling-up.
The 200-nm-thick Au overcoat is used to reduce the sheet resistance of the metal stack [10].
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Figure 2.1: (a) Time vs temperature anneal process window showing the seven activation anneal
conditions of the DOE along with activation anneal conditions reported in the literature [1218].
The lowest thermal budget limit, where InP etch pitting starts, is also indicated [19]. (b) Optical
image of a fabricated TLM structure. The width (W ) of the Si-implanted TLM bar is 30 µm
and the metal contact separations (d) are 5, 10, 15, 25, 40 and 60 µm.
a two-factor Doehlert DOE relies on the following mathematical model:
Yˆ = β0 + β1X1 + β2X2 + β11X
2
1 + β22X
2
2 + β12X1X2 (2.1)
where Yˆ is the estimated response, X1 and X2 are the normalized variables representing the
two factors, β0 is the oﬀset coeﬃcient, β1 and β2 are the ﬁrst-order coeﬃcients, β11 and β22 are
the second-order coeﬃcients and β12 is the interaction coeﬃcient. Seven experimental runs are
required to obtain the six coeﬃcients of the model. The statistical signiﬁcance of the coeﬃcients
is assessed with a Student's t-test and the statistical signiﬁcance of the model is checked with
an analysis of variance (ANOVA). The process optimization is performed using the Lagrange
criterion.
2.4 Results and Discussion
2.4.1 Analysis of Doehlert Design of Experiment
The current-voltage (I-V) characteristics obtained on all the TLM samples showed ohmic be-
havior [Figure 2.2(a)]. The measured resistances of the seven samples plotted against their
corresponding measured contact separation are shown in Figure 2.2(b). The contact separations
were measured using a calibrated optical microscope. The results obtained for each run were
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Figure 2.2: (a) Current-voltage (I-V) measurements of the sample annealed in run 2, where 5
to 60 indicate the contacts separations (d) in µm. (b) Resistances (R) vs d, where 1 to 7 are
the run numbers. Inset: Linear extrapolation of R vs d (run 5). The slope is Rsheet/W , the
y-intercept is R = 2 × RC and the x-intercept is d = -2 × Lt.
ﬁtted with a linear model in order to extract the sheet resistance (Rsheet) values. The correlation
coeﬃcient (R) of each individual ﬁt was found to be greater than 0.99991, indicating excellent
ﬁtting of the linear models to the experimental data. Values of contact resistance (RC) and
transfer length (Lt) were obtained by extrapolating the linear ﬁts [inset of Figure 2.2(b)] and
their corresponding speciﬁc contact resistance (ρC) values were calculated from ρC = Rsheet ×
Lt
2. Table 2.2 shows the obtained Rsheet, RC , Lt and ρC values. The Rsheet values were used as
part of the Doehlert DOE to obtain the following model:
Yˆ = 265.0− 167.6×X1 − 35.8×X2 + 102.9×X21 + 47.9×X22 + 25.9×X1X2 (2.2)
where Yˆ is the estimated Rsheet, X1 is the normalized anneal temperature and X2 is the nor-
malized anneal time. The Student's t-test [P -value (P ) < 0.05] showed that all the coeﬃcients
are statistically signiﬁcant (Table 2.3). The eﬀect of the anneal temperature on Rsheet is more
important than the eﬀect of anneal time since β1 > β2 and β11 > β22. The ANOVA (P <
0.05) revealed that the model is statistically signiﬁcant (Table 2.4). A determinant coeﬃcient
(R2) of 0.99972 was obtained, indicating that less than 0.1% of the experimental response is
not explained by the model. Moreover, the corresponding R of 0.99986 indicates an excellent
ﬁt of the model to the experimental response. Figure 2.3 shows the evolution of Rsheet within
the experimental domain. Rsheet reduces dramatically with anneal temperature and an anneal
time slightly above 30 s gives the lowest Rsheet achievable with any given anneal temperature of
the experimental domain. The Lagrange criterion applied to the model revealed an optimized
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Table 2.2: Experimental Rsheet, RC , Lt and ρC obtained for each run of the Doehlert DOE. F1
and F2 are the anneal temperature factor and the anneal time factor, respectively.
Run F1 (◦C) F2 (s) Rsheet (Ω/) RC (Ω) Lt (nm) ρC (Ω.cm2)
1 (mean) 675 30 265.0 5.0 5.3 × 102 7.4 × 10−7 a
2 725 30 199.1 3.5 5.2 × 102 5.5 × 10−7
3 700 45 224.2 4.8 6.3 × 102 8.9 × 10−7
4 650 45 367.0 8.2 6.3 × 102 1.5 × 10−6
5 625 30 536.8 20.4 1.1 × 103 6.3 × 10−6
6 650 15 451.5 3.6 2.3 × 102 2.3 × 10−7
7 700 15 263.9 5.7 6.1 × 102 9.8 × 10−7
a Mean of: 1.1 × 10−6, 5.1 × 10−8, 6.6 × 10−7 , 6.8 × 10−7, 1.2 × 10−6.
Table 2.3: Student's t-test applied to each coeﬃcient of the Rsheet model.
Term Coeﬃcient Estimate Standard error t-value P -value
Constant β0 265.0 3.0 87.1 3.8 × 10−9 a
Temperature β1 -167.6 1.8 -95.5 2.4 × 10−9 a
Time β2 -35.8 1.8 -20.4 5.1 × 10−6 a
Temperature × Time β12 25.9 3.5 7.4 7.3 × 10−4 a
Temperature × Temperature β11 102.9 3.7 27.6 1.2 × 10−6 a
Time × Time β22 47.9 3.7 12.9 5.2 × 10−5 a
a Signiﬁcant at a 5% level (P < 0.05).
process condition of 715◦C for 32 s, leading to a minimum Rsheet of (195.6 ± 3.4) Ω/.
Since the range of values obtained for ρC in run 1 was comparable to the range of ρC values
of the entire study (Table 2.2), we could not obtain a reliable Doehlert model for ρC and no
deﬁnite conclusions could be drawn in relation to the variation of ρC with activation anneal
temperature and time. This can be explained by the fact that the RC values are much lower
than the Rsheet values, making the extraction of the ρC values very sensitive to errors in the
measurements of the TLM resistances and dimensions. In this case, the approach used in [22],
where TLM structures with a range of sub-micron spacing between the contacts are used, should
provide a signiﬁcantly lower error in the extracted ρC values and yield a statistically signiﬁcant
ρC model. A ρC value of (7.4 ± 4.5) × 10−7 Ω.cm2 was obtained by applying the error analysis
reported in [23] to the set of ρC values of run 1. Although this value, obtained with a non-
alloyed Au/Ge/Au/Ni/Au contact and no surface preparation, is comparable to the ρC = 4.3
× 10−7 Ω.cm2 reported in [24] for annealed Pd/Si-based contacts on a 1 × 1019 /cm3 Si-doped
In0.5Ga0.5As epitaxial layer, a signiﬁcant ρC improvement is still required for S/D-implanted
III-V MOSFETs to be considered as a viable alternative to standard Si MOSFETs. Considering
the international technology roadmap for semiconductor (ITRS) timescales for potential III-V
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Table 2.4: ANOVA applied to the entire model.
Source of variation Sum of squares Degree of freedom Mean square F -value P -value
Model 106447.1 5 21289.4 2314.1 2.1 × 10−8 a
Residuals 46.0 5 9.2
Lack of ﬁt 8.6 1 8.6 0.9 0.4
Pure error 37.4 4 9.3
Total 106476.8 10 10647.7
R2 = 0.99972, R = 0.99986. a Signiﬁcant at a 5% level (P < 0.05).
Figure 2.3: Rsheet response surface and contour plot as a function of annealing temperature and
time. The correlation coeﬃcient R of the model is 0.99986. The Lagrange criterion applied to the
model revealed an optimized process condition of 715◦C for 32 s, leading to a minimum Rsheet
of (195.6 ± 3.4) Ω/.
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MOSFETs insertion into production, ρC values below 5 × 10−9 Ω.cm2 will have to be achieved
[25]. Although our results suggest that such low ρC values might not be achievable with ion
implantation, the issue of S/D formation might not represent a showstopper for III-V MOSFETs
as a ρC of 2.7 × 10−9 Ω.cm2 was recently achieved with an alternative technique to form a
metallic Ni-InAs contact on InAs [22] (see also section 1.2.2 page 16).
We performed secondary ion mass spectrometry (SIMS) measurements and cross-sectional
transmission electron microscopy (TEM) analysis on the sample annealed in run 1 (at 675◦C for
30 s) as it represents the centre point of the experimental domain used for the DOE. The com-
parison of the SIMS Si ion proﬁles before and after activation annealing shown in Figure 2.4(a)
clearly indicates that the Si ions did not diﬀuse during activation annealing, in agreement with
[26] and ruling out the degradation of Rsheet and ρC due to a loss of Si ions. The SIMS proﬁles
show reasonably good agreement with the stopping and range of ions in matter (SRIM) simula-
tion [27]. It is noted that a HfO2 thickness of (10.1 ± 0.1) nm across a 2-in wafer was measured
by SE [inset of Figure 2.4(a)] and used in the simulation. The SIMS and simulated proﬁles show
a high Si ion concentration (> 2 × 1019 /cm3) within the ﬁrst 40 nm of the p-In0.53Ga0.47As
along with a ∼ 100 nm/dec. tail roll-oﬀ. Figure 2.4(b) reveals that the location of the ion
implantation defects follows the trend of the Si ion concentration of the SIMS proﬁle. Extended
defects are observed in the p-In0.53Ga0.47As to a depth of ∼ 75 nm, while coarser agglomerates
can be seen to a depth of ∼ 40 nm, where the Si ion concentration in the SIMS proﬁle is highest
[Figure 2.5(a)]. Figure 2.4(c) shows that the 675◦C for 30 s anneal process did not eliminate the
implantation defects, consistent with [26], while Figure 2.5(b) indicates that the anneal leads to
the formation of characteristic loop defects that have a peak depth of ∼ 50 nm. We speculate
that these defects could be responsible for the degradation of Rsheet and ρC .
2.4.2 Impact of Activation Anneal on Gate Stack Performance
Pre-metal annealed MOSCAPs featuring bi-layer oxide ﬁlms, composed of 2 nm of Al2O3 and
8 nm of HfO2, were characterized in terms of leakage and capacitance to study the impact of
the S/D activation anneal process on the gate stack performance. Low leakage current densities
below 2.1 × 10−8 A/cm2 at electrical ﬁelds below ∼ 3 MV/cm were obtained. Although the
Al2O3/HfO2 ﬁlms were deposited on a p-doped In0.53Ga0.47As material, the capacitance-voltage
(C-V) characteristics revealed n-type behaviour [Figure 2.6(a) and (b)]. This is an unexpected
result, which could indicate possible diﬀusion eﬀects of unintentional n-type dopants arising
from the substrate/epitaxial interface during the MOVPE growth and/or the activation an-
neal process, consistent with a recent report from Ostinelli et al. [28]. Increasing the anneal
temperature from 675◦C [Figure 2.6(a)] to 725◦C range [Figure 2.6(b)], did not increase the dis-
persion of capacitance per decade of frequency in accumulation, which remained at a low value
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Figure 2.4: (a) SRIM simulation and SIMS measurements (before and after 675◦C for 30 s
annealing) of the two-stage Si implantation (1 × 1014 /cm2 at 80 keV and 1 × 1014 /cm2 at 30
keV) into the HfO2 (10 nm)/p-In0.53Ga0.47As (160 nm)/p-InP (80 nm)/SI-InP structure. Inset:
Contour plot of the HfO2 ﬁlm thickness measured by SE across a 2-in wafer. TEM images of (b)
a non-annealed sample and (c) a 675◦C for 30 s annealed sample. The SIMS measurements were
conducted at INTEL Ireland and the TEM analysis was performed by S. B. Newcomb (Glebe
Scientiﬁc).
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Figure 2.5: TEM images of the Si-implanted (1 × 1014 /cm2 at 80 keV and 1 × 1014 /cm2 at 30
keV) HfO2 (10 nm)/p-In0.53Ga0.47As (160 nm)/p-InP (80 nm)/SI-InP structure (a) before and
(b) after 675◦C for 30 s annealing. The TEM analysis was performed by S. B. Newcomb (Glebe
Scientiﬁc).
of 1.7%, suggesting that the annealing did not involve the creation of a signiﬁcant amount of
oxide traps. However, a signiﬁcantly larger distortion of the C-V characteristics was oberved on
the sample annealed at 725◦C. This is consistent with an increase in density of interface traps
(Dit) in the In0.53Ga0.47As bandgap with anneal temperature. Figure 2.6(c) shows the 100 kHz
conductance-voltage (G-V) and C-V characteristics of samples annealed at 675◦C, 700◦C and
725◦C. The impact of the increasing conductance peak with temperature is clearly visible on the
C-V characteristics, where it manifests as an increase in stretch out. Dit estimates for each anneal
temperature were obtained using the conductance method [29]. Although Dit calculations using
the 100-kHz conductance peaks underestimate the actual Dit values, it is interesting to consider
the Dit trend with anneal temperature. Large Dit values of 2.0, 2.3 and 2.7 × 1013 /cm2.eV
were obtained for the samples annealed at 675◦C, 700◦C and 725◦C, respectively. This indicates
that, in the 675◦C to 725◦C range, an increase of 25◦C increases Dit by ∼ 16%. Considering the
following relationship between the MOSFET subthreshold swing (SS) and Dit [30, 31]:
SS ≈
(
kBT ln(10)
q
)(
1 +
qDit
Cox
)
(2.3)
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where kB is the Boltzmann constant, T is the temperature and Cox is the oxide capacitance, it
is clear that this issue is of critical importance for the fabrication of future high-performance
In0.53Ga0.47As MOSFETs.
2.4.3 Issues With First Fabricated MOSFETs
Figure 2.7(a) shows a picture of an In0.53Ga0.47As MOSFET fabricated with the high-k-ﬁrst +
metal-gate last process. The S/D activation anneal was performed at 650◦C for 30 sec in N2.
We used a lower activation anneal temperature than that of the optimum point predicted by the
DOE in order to maintain reasonable Dit in the In0.53Ga0.47As bandgap. Figure 2.7(b) shows the
drain current (Id) vs drain-to-source voltage (Vds) characteristics of a 5-µm-gate-length device
featuring a 10-nm-thick HfO2 gate oxide. Although a maximum Id of 180 mA/mm was achieved
at a gate voltage (Vg) of 2 V and a Vds of 2.5 V, a large OFF-state current (IOFF ) was observed,
even at a Vg of -2 V. This large IOFF is consistent with the unexpected n-type behaviour of the
C-V characteristics. Indeed, since the devices are not isolated, any n-In0.53Ga0.47As linking the
source and drain terminals outside of the gate area could potentially contribute to the IOFF .
Another possibility that should not be ruled out is that the Fermi level could be pinned inside
the In0.53Ga0.47As bandgap due to the presence of a large Dit arising from the high temperature
activation anneal process.
2.5 Conclusion
We studied the eﬀect of the implant activation anneal process on the S/D sheet resistance
and gate oxide capacitance as part of the development of a high-k ﬁrst + metal-gate last
In0.53Ga0.47As MOSFET. TLM structures were fabricated as part of a Doehlert DOE to inves-
tigate an experimental domain of 625◦C to 725◦C and 15 s to 45 s. While the Rsheet model
presented a minimum at 715◦C for 32 s leading to a minimum Rsheet value of (195.6 ± 3.4)
Ω/, the ρC model was not found to be statistically signiﬁcant due to a large error in the ρC
extraction. It is noted that TLM structures with a range of sub-micron spacing between the
contacts would signiﬁcantly reduce the error in the ρC extraction and could yield a statistically
signiﬁcant ρC model.
Physical analysis was also performed on the sample annealed at 675◦C for 30 s (centre point
of the experimental domain). The SIMS analysis showed that the activation anneal process did
not involve Si ion diﬀusion within the p-In0.53Ga0.47As, while the TEM revealed the formation
of characteristic loop defects that have a peak depth of approximately 50 nm. We speculate that
these defects could have a signiﬁcant eﬀect on Rsheet and ρC . Further investigations to correlate
loop defect densities with the Rsheet and ρC degradation are required.
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Figure 2.6: Capacitance-voltage (C-V) characteristics of the Pd/HfO2 (8 nm)/Al2O3 (2 nm)/p-
In0.53Ga0.47As/p-InP/SI-InP structures annealed for 30 s in N2 at (a) 675◦C and (b) 725◦C. The
unexpected n-type C-V behavior could result from a possible diﬀusion of unintentional n-type
dopants from the substrate/epitaxial interface, in agreement with [28]. (c) Conductance-voltage
(G-V) and C-V characteristics measured at a frequenvy of 100 kHz on Pd/HfO2 (8 nm)/Al2O3
(2 nm)/p-In0.53Ga0.47As/p-InP/SI-InP structures annealed at 675◦C, 700◦C and 725◦C for 30 s
in N2.
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Figure 2.7: (a) Picture of a fabricated In0.53Ga0.47As MOSFET obtained with thehigh-k ﬁrst
+ metal-gate last process. G, S,D and B indicate the gate, source, drain and body con-
tacts, respectively. (b) Drain current (Id) vs drain-source voltage (Vds) for a 5-µm gate length
Pd/HfO2/In0.53Ga0.47As MOSFET for a gate voltage (Vg) varied from -2 V to 2 V with a step
of 0.5V.
The Pd/HfO2/Al2O3/p-In0.53Ga0.47As/p-InP/SI-InP MOSCAPs subjected to activation an-
nealing of 675◦C to 725◦C for 30 s presented reasonable leakage currents below 2.1 × 10-8
A/cm2 for electric ﬁelds of ∼ 3 MV/cm. However, the C-V measurements (performed on p-
type MOSCAPs) revealed an unexpected n-type C-V behavior, suggesting a possible diﬀusion
of unintentional n-type dopants arising from the substrate/epitaxial interface. The dispersion of
capacitance per decade of frequency in accumulation remained at a low value of 1.7% over the
same temperature range, indicating that annealing did not involve the creation of a signiﬁcant
amount of oxide traps. However, the degradation of the C-V characteristics with increasing an-
neal temperature revealed a ∼ 16% increase in Dit for every 25◦C increase within the studied
temperature range of 675◦C to 725◦C.
A high-k ﬁrst + metal-gate last In0.53Ga0.47As MOSFET was demonstrated. Although the
5-µm-channel-length device featured a reasonable maximum Id of 180 mA/mm at a Vg of 2 V and
a Vds of 2.5 V, a large IOFF was observed. This large IOFF could originate from (1) the possible
diﬀusion of unintentional n-type dopants in the In0.53Ga0.47As/InP epitaxial layers during the
MOVPE growth and/or during the S/D activation anneal process, leading to leakage paths
between the source and drain terminals or (2) a high Dit caused by the S/D activation anneal
process and responsible for the pinning of the Fermi level inside the In0.53Ga0.47As bandgap,
preventing the device from switching oﬀ.
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Chapter 3
Impact of Forming Gas Annealing on
MOSFET Performance
3.1 Introduction
A major obstacle to the development of surface-channel In0.53Ga47As metal-oxide-semiconductor
ﬁeld-eﬀect transistors (MOSFETs) is the integration of high-k gate oxides on the In0.53Ga47As
surface with a suﬃciently low density of interface traps, border traps and ﬁxed oxide charges, as
seen in section 1.2.1 (page 6). Various methods such as (NH4)2S passivation [14], silicon inter-
layer [5, 6], interface control layer [7, 8] and InP capping [9], have been explored to reduce defects
in high-k/In0.53Ga47As structures. The use of a forming gas (H2/N2) anneal (FGA), which is
well known for passivating Pb-like defects in SiO2/Si and high-k/SiOx/Si systems [10, 11], rep-
resents an alternative or complimentary approach for reducing defects in high-k/In0.53Ga0.47As
structures subsequent to the gate oxide deposition.
Recent studies using metal-oxide-semiconductor capacitors (MOSCAPs) have shown that a
FGA can reduce the ﬁxed charge density in Al2O3/In0.53Ga47As systems [12, 13] and reduce the
density of interface traps (Dit) near the In0.53Ga47As conduction band in HfO2/n-In0.53Ga47As
MOSCAPs [14]. However, results reported to date do not indicate any signiﬁcant inﬂuence of
FGA on the prominent donor-like defects near mid-gap [1].
In this chapter, we extend on the work reported to date on the eﬀect of FGA on In0.53Ga47As
MOSCAPs [12, 13] to investigate the impact of FGA on the performance of surface-channel
In0.53Ga47As MOSFETs.
Since our preliminary In0.53Ga47As MOSFET indicated a large OFF-state current (IOFF )
(section 2.4, page 41) resulting from a possible diﬀusion of unintentional n-type dopants from
the SI-InP substrate to the In0.53Ga47As channel during the metal-organic vapor phase epitaxy
(MOVPE) growth and/or during the source and drain (S/D) activation anneal, we modiﬁed our
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Figure 3.1: Schematic cross-sectional diagram of a surface-channel In0.53Ga0.47As MOSFET with
a 10-nm-thick ALD Al2O3 dielectric and a Pd gate. The nominal gate (L) is 1, 2, 3, 5, 10, 20
or 40 µm and the width (W ) is 50 µm. The overlap of the Pd gate over the Si-implanted n+
regions is 1.5 µm and the separation between the Pd gate contact and the source (S) or drain
(D) contact is 4 µm.
device wafer structure and fabrication process ﬂow in order to mitigate this issue. We used a
much thicker (2 µm) In0.53Ga47As layer, replaced the SI-InP substrate by a p+ InP substrate
and further reduced the thermal budget of the S/D activation anneal process.
3.2 Samples preparation
Surface-channel MOSFETs (Figure 3.1) and MOSCAP were fabricated on a 2-µm-thick Zn-
doped (4 × 1017 /cm3) p-In0.53Ga47As layer grown on a 2-inch p+ InP wafer by MOVPE. A
dedicated lithography mask set was designed for the fabrication of the devices (Appendix B).
The In0.53Ga47As surface passivation prior to gate oxide deposition was an immersion in 10%
(NH4)2S at room temperature for 20 min, which was found to be an optimum in terms of interface
state reduction and for the suppression of native oxide formation [1, 2]. The transfer time to
the atomic layer deposition (ALD) reactor after surface passivation was 3 to 5 min. A 10-nm-
thick Al2O3 gate oxide ﬁlm was formed by ALD using alternating pulses of trimethyl-aluminum
[Al(CH3)3] (TMA) and H2O precursors at 250◦C. The S/D regions were selectively implanted
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Figure 3.2: TEM images (a) through the gate stack region of the MOSFET conﬁrming the 10-nm
Al2O3 gate oxide thickness and (b) through the gate overlap region, showing the implant defects
in the Si-implanted n+ region. The TEM analysis was performed by M. Schmidt. (Tyndall
National Institute)
with a Si dose of 1 × 1014 /cm2 at 80 keV and 1 × 1014 /cm2 at 30 keV. Based on the results
obtained in Chapter 2, a rapid thermal anneal (RTA) process of 600◦C for 15 s in a N2 atmosphere
was selected for the activation of the implant. A 140-nm-thick SiO2 ﬁeld oxide was formed by
electron beam evaporation and liftoﬀ to minimize the gate pad capacitance. Non-self-aligned
ohmic contacts were deﬁned by lithography, selective wet etching of the Al2O3 in dilute HF and
electron beam evaporation of a Au (14 nm)/Ge (14 nm)/Au (14 nm)/Ni (11 nm)/Au (200 nm)
metal stack [15]. A 200-nm-thick Pd gate was deﬁned by electron beam evaporation and liftoﬀ.
Tests conﬁrmed the absence of delamination of the Pd metal following FGA. A 300◦C for 30 min
FGA was carried out in an open tube furnace.
The ﬁnished devices had a nominal gate length (L) of 1, 2, 3, 5, 10, 20, 40 µm with a 1.5
µm gate metal overlap over the Si-implanted S/D regions, 4-µm gate contact to source or drain
contact separation and a 50-µm gate width (Figure 3.1). Relatively long channel length devices
were intentionally selected for the study to allow the eﬀect of the FGA process on the electrical
properties of the In0.53Ga47As MOSFETs to be examined in the absence of short channel eﬀects.
3.3 Results and Discussion
3.3.1 Transmission Electron Microscopy Analysis of Gate Stack and Im-
planted Regions
Cross-sectional transmission electron microscopy (TEM) images through the gate oxide region
and through the implanted area at the end of device fabrication are shown in Figure 3.2(a) and
(b), respectively. Figure 3.2(a) conﬁrms the 10 nm Al2O3 ﬁlm thickness, which corresponds to
57
3.3. Results and Discussion
Figure 3.3: Id-Vgs obtained on 20-µm-gate-length and 50-µm-gate-width MOSFETs at Vds =
50 mV before and after FGA. The MOSFETs feature a VT of -0.63 and 0.43 V before and
after FGA, respectively. (b) Q-S C-V simulation of the Pd/Al2O3/p-In0.53Ga0.47As gate stack
obtained using a Poisson-Schrödinger simulator [20]. The ideal VT of 0.7 V was obtained based
on a Pd work function of 4.7 eV [21], a 10-nm-thick Al2O3 ﬁlm with a k -value of 8.6, and a
p-In0.53Ga0.47As doping level of 4 × 1017 /cm3.
the nominal value from the ALD process and a growth rate per cycle of 1 Å/cycle. There is no
evidence of an interface oxide between the In0.53Ga47As surface and the Al2O3 layer, consistent
with previous reports for the optimised (NH4)2S process and subsequent ALD Al2O3 formation
[1], and with the reported self-cleaning eﬀect of ALD on GaAs [1618] and on InGaAs [19]
surfaces. Figure 3.2(b) shows the remaining implant defects in the gate overlap region after
activation anneal and FGA, indicating that these two anneals are not suﬃcient to fully remove
the defects caused by the Si implantation process.
3.3.2 Fixed Oxide Charge Passivation, Threshold Voltage Shift and OFF-
State Leakage Reduction
Figure 3.3(a) shows the drain current (Id) vs gate-to-source voltage (Vgs) characteristics at
a drain-to-source voltage (Vds) = 50 mV obtained on a 20-µm-gate-length and 50-µm-gate-
width device before and after FGA. The threshold voltage (VT )1 shifts from -0.63 V before
FGA to 0.43 V after FGA. The negative VT before FGA indicates the presence of ﬁxed positive
charges within the Al2O3. Figure 3.3(b) shows a quasi-static (Q-S) capacitance-voltage (C-V)
of the Pd/Al2O3/p-In0.53Ga47As gate stack obtained using a self consistent Poisson-Schrödinger
1The VT is extracted using the linear extrapolation method.
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simulator [20]. The asymmetric shape of the simulated Q-S C-V response, due to the very
low density of states of the In0.53Ga0.47As conduction band, is not experimentally observed.
This absence of asymmetry has been attributed to the presence of additional traps located
at energy levels aligned with the In0.53Ga0.47As conduction band [22]. In the simulation, the
metal work function (Wf ) of Pd on Al2O3, the Al2O3 oxide thickness (tox) and k-value and the
In0.53Ga47As p-type dopant density (Na) were set to 4.7 eV [21], 10 nm, 8.62 [23] and 4 × 1017
/cm3, respectively. Considering an ideal VT of 0.7 V [Figure 3.3(b)] and an oxide capacitance
(Cox) of 7.6 × 10-7 F/cm2, we calculated an equivalent density of ﬁxed positive oxide charge
at the Al2O3/p-In0.53Ga47As interface before and after FGA of 6.3 × 1012 /cm2 and 1.3 ×
1012 /cm2, respectively. Recent studies of Al2O3/In0.53Ga47As MOSCAPs over n- and p-type
In0.53Ga47As prior to FGA reported ﬁxed positive oxide charge densities of ∼ 1 × 1019 /cm3
distributed throughout the Al2O3 layer [12]. A density of ∼ 1 × 1019 /cm3 throughout a 10-
nm-thick Al2O3 ﬁlm corresponds to an equivalent surface density at the Al2O3/In0.53Ga47As
interface of ∼ 1 × 1013 /cm2, which is consistent with our pre-FGA value of 6.3 × 1012 /cm2.
The reduction in the ﬁxed positive oxide charge after the FGA is also in agreement with [12, 13].
The origin of the ﬁxed positive charge has been assigned to Al dangling bonds based on the-
oretical modelling [13], and its reduction following the FGA process is consistent with hydrogen
passivation of the dangling bond sites in the Al2O3.
The ﬁxed charge within the Al2O3 gate oxide can have a signiﬁcant impact on the MOSFET
behaviour. We calculated that, for an In0.53Ga47As Na of 4 × 1017 /cm3, ﬁxed positive charge
densities in excess of 2 × 1012 /cm2 are suﬃcient to create an inversion layer at the Al2O3/p-
In0.53Ga47As interface.3 This indicates that the ﬁxed positive oxide charge density of 6.3 ×
1012 /cm2 before FGA is suﬃcient to invert the p-In0.53Ga47As surface, while the ﬁxed positive
oxide charge density of 1.3 × 1012 /cm2 after FGA is not. The strong inversion layer before
FGA can be modulated in the region under the Pd gate. However, this inversion charge is also
present in the region outside the area deﬁned by the gate, and is subsequently referred to as the
peripheral inversion region. We suggest that the high IOFF and poor subthreshold swing (SS)
of the MOSFET before FGA [Figure 3.4(a)] are due to the presence of a peripheral inversion
region that cannot be controlled by the gate voltage. The log Id-Vgs characteristics measured
at 20◦C and -50◦C before FGA [Figure 3.4(a)] reveals that the IOFF (Id at Vgs-VT < 0) is only
weakly temperature dependent, which further indicates that the IOFF before FGA is due to the
2The k-value of 8.6 for Al2O3 was obtained from the slope of the capacitance equivalent thickness in accumula-
tion vs tox for Al2O3/In0.53Ga0.47As metal-oxide-semiconductor (MOS) structures with tox ranging from 5 to 20
nm. These measurements were performed by Y. Y. Gomeniuk (Lashkaryov Institute of Semiconductor Physics,
Kiev, Ukraine).
3For an In0.53Ga0.47As Na of 4 × 1017 /cm3, the maximum depletion width is 50 nm (where the intrinsic carrier
density (ni) for In0.53Ga0.47As is taken as 6.3 × 1011 /cm3 [24]). Hence, the total density of charge resulting from
the ionized acceptor at the onset of inversion is 2 × 1012 /cm2. Positive oxide charge densities in Al2O3 in excess
of 2 × 1012 /cm2 will result in inversion of the p-In0.53Ga0.47As surface.
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Figure 3.4: Comparison of the 20◦C and -50◦C log Id-Vgs measured at Vds = 50 mV on 20-
µm-gate-length and 50-µm-gate-width MOSFETs (a) before and (b) after FGA. The log Id-Vgs
values are shown with matched gate overdrive (Vgs-VT ).
peripheral inversion region. It is noted that the formation of a peripheral inversion depends on
the substrate doping concentration, the oxide capacitance, and the density and sign of the ﬁxed
oxide charge. Moreover, a high leakage current due to a peripheral inversion region will not be
observed on a ring-gate MOSFET, where the gate encircles the drain and obviates the need
for isolation [25]. Figure 3.4(b) shows a IOFF reduction of three orders of magnitude (ON-state-
to-OFF-state current ratio (ION/IOFF )4 ∼ 104) due to the removal of the peripheral inversion
region following the FGA process. The temperature dependence of the IOFF after FGA is evident
and the ION/IOFF at -50◦C is ∼ 106.
Following the FGA process, we obtained a SS of 150 mV/dec. This SS yielded a Dit value in
the upper part of the In0.53Ga47As bandgap of ∼ 5.8 × 1012 /cm2.eV, in line with the literature
values reported for the Al2O3/In0.53Ga47As system [Figure 1.8(b), page 11)]. It is noted that for
the pre-FGA case, the SS is dominated by the peripheral leakage current and cannot be used for
interface state density determination.
3.3.3 MOSCAPs Behaviour and Density of Interface Traps
Figure 3.5(a) and (b) show the multi-frequency (M-F) C-V characteristics of Pd/Al2O3/p-
In0.53Ga47As MOSCAPs before and after the FGA. These MOSCAPs are adjacent to the MOS-
4ION/IOFF is deﬁned here as the ratio between the maximum and minimum drain currents, irrespective of
the gate voltage swing.
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Figure 3.5: Multi-frequency (M-F) capacitance-voltage (C-V) characteristics of Pd/Al2O3/p-
In0.53Ga0.47As MOSCAPs measured from 100 Hz to 100 kHz (a) before and (b) after FGA. The
VT of the corresponding MOSFETs is highlighted on the C-V characteristics.
FETs on the same wafer. The passivation of ﬁxed positive charges within the Al2O3 after FGA
results in a C-V shift consistent with the shift observed on the Id-Vgs characteristics shown in
Figure 3.3(a). The VT of the corresponding MOSFETs is highlighted in Figure 3.5(a) and (b).
The comparison of the 100-Hz C-V responses at the on-set of inversion shows a steeper slope
after FGA, indicating a reduction in Dit near the p-In0.53Ga47As conduction band, consistent
with [14].
There has been debate over the expected M-F C-V response of In0.53Ga47As MOSCAPs
in inversion and the method to identify genuine surface inversion [26]. The availability of the
MOSCAPs and adjacent MOSFETs on the same wafer allows the VT , obtained from the MOS-
FETs, to be identiﬁed on the M-F C-V response of the Pd/Al2O3/p-In0.53Ga47As MOSCAPs.
In addition, the M-F C-V response for gate voltage (Vg) > VT illustrates the behaviour of a
Pd/Al2O3/p-In0.53Ga47As MOSCAP beyond inversion. Figure 3.5(a) and (b) show that, be-
yond inversion, the capacitance as a function of applied voltage increases and then acquires an
approximately constant value. The value of the capacitance in inversion increases with decreas-
ing frequency up to a maximum value set by the oxide capacitance. This frequency dependent
C-V behaviour has also been obtained following an optimized (NH4)2S treatment of n- and
p-In0.53Ga47As prior to ALD Al2O3 deposition [3].
Figure 3.6 shows the parallel conductance (Gp) normalized to angular frequency (ω) plotted
as a function of frequency (f) for a selected Vg. A clear Gp/ω peak was observed for Vg = -1.9
V before FGA and Vg = -0.8 V after FGA. Considering the VT shift induced by the FGA and
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Figure 3.6: Normalized parallel conductance (Gp/ω) vs frequency (f) obtained with the conduc-
tance method [27, 28] for a 10-nm-thick Al2O3 ﬁlm with a k -value of 8.6. The Dit extraction at
Vg = -1.9 V before FGA and at Vg = -0.8 V after FGA yielded the same value of ∼ 4.0 × 1012
/cm2.eV.
62
Chapter 3. Impact of Forming Gas Annealing on MOSFET Performance
Figure 3.7: (a) Transconductance (gm) versus gate overdrive (Vgs-VT ) and (b) Id-Vds charac-
teristics obtained on 20-µm-gate-length and 50-µm-gatewidth MOSFETs before and after FGA.
After FGA, the peak gm and drive current increase by 29% and 25%, respectively.
that both Vg values corresponded to the same Vg-VT of ∼ -1.25 V, we assumed that the Fermi
level in both cases was at the same energy position. The values of Dit and trap capture time
constant (τ) were obtained using the conductance method [27, 28]. The FGA did not reduce the
Dit as values of ∼ 4.0 × 1012 /cm2.eV were extracted before and after FGA. These Dit values
are in reasonable agreement with the Dit of ∼ 5.8 × 1012 /cm2.eV extracted from the SS of the
MOSFETs post FGA. The FGA did not have a signiﬁcant impact on τ as values of ∼ 48.5 µs
and ∼ 43.8 µs were obtained before and after FGA, respectively.
3.3.4 Transconductance, Drive Current and Eﬀective Mobility Improvement
Figure 3.7(a) compares the transconductance (gm) vs gate overdrive (Vgs-VT ) obtained on 20-
µm-gate-length and 50-µm-gate-width MOSFETs before and after FGA. Whereas the peak gm
increases by 29% after FGA, the higher ﬁeld values of gm only slightly improve with FGA.
Figure 3.7(b) shows the drain current versus drain voltage (Id-Vds) output characteristics
obtained for an In0.53Ga47As MOSFET with a gate length of 20 µm and a gate width of 50
µm before and after FGA. The device exhibits well behaved output characteristics with drain
current saturation for Vds > Vgs-VT . The drive current at a 2-V gate overdrive was 14.8 mA/mm
before FGA and 18.5 mA/mm after FGA, representing a 25% improvement with FGA. These
drive current values are comparable to, or slightly higher, than other published values for surface
channel In0.53Ga47As MOSFETs [5, 29], assuming drive current scaling with 1/L.
63
3.3. Results and Discussion
Figure 3.8: Eﬀective mobility (µeff ) versus inversion charge density (Ninv) before and after
FGA. The peak µeff increases by 15% after FGA. (Inset) 2-MHz gate-to-channel Cgc split C-V
characteristics before and after FGA.
Figure 6.17 shows the eﬀective mobility (µeff ) as a function of the inversion-charge density
(Ninv), extracted using the Id-Vgs characteristics (Figure 3.3(a)) and the 2-MHz gate-to-channel
split C-V characteristics (inset Figure 6.17). The parasitic overlap capacitances were removed
from the measured gate-to-channel capacitance (Cgc) using the method reported in [30]. Devices
with L ranging from 1 µm to 40 µm were used to extract the source and drain series resistance
(RSD) values used in the µeff . RSD values were evaluated at Vds = 50 mV to ensure devices
operation in the linear region. The devices featured a RSD of 235 Ω and 103 Ω before and after
FGA, respectively. The peak µeff increased from 650 cm2/V.s to 750 cm2/V.s with FGA. This
15% improvement in the peak µeff after FGA is consistent with a reduction in the positive
oxide charge, which reduces the coulomb scattering component. A reduction in the Dit near the
In0.53Ga47As conduction band, as suggested by the C-V characteristics before and after FGA
(Figure 3.5(a) and (b)) and consistent with [14], could also contribute to the increase in peak
µeff .
Figure 3.9 shows that the extracted peak µeff after FGA is comparable to other published val-
ues for surface-channel In0.53Ga47As MOSFETs [5, 29, 3134]. It is noted that the In0.53Ga47As
channel Na of 4 × 1017 /cm3 used in this study is four to twenty times higher than the values
used in the comparative publications. The published experimental values for the peak µeff in
surface-channel In0.53Ga47As MOSFETs remain well below the theoretical values expected for
reasonable values of ﬁxed oxide charge, interface traps and surface roughness, where peak values
of ∼ 4000 cm2/V.s are calculated [35]. This discrepancy could relate to the approach typically
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Figure 3.9: Extracted peak eﬀective mobility (µeff ) vs In0.53Ga0.47As channel doping (Na)
compared to literature values obtained in [5, 29, 3134]. GGO stands for gallium gadolinium
oxide.
employed to determine µeff . Indeed, for the calculation of Ninv on the x -axis of Figure 6.17,
it is assumed that the integral of Cgc for Vg > VT yields Ninv, and is unaﬀected by trapped
charges in interface and oxide traps. However, a number of recent publications have reported the
presence of interface traps [22, 36, 37] and oxide traps [3740] located at energy levels aligned
with the In0.53Ga0.47As conduction band. In this case, the integral of Cgc will contain contribu-
tions from both free charge and trapped charge, which will result in an overestimation of Ninv
and a corresponding underestimation of µeff . No corrections for the eﬀect of bulk oxide charge
trapping have been applied in this work in order to allow a fair comparison with the µeff values
reported in [5, 29, 31]. However, a detailed study of this issue will be presented in Chapter 4
and Chapter 5.
3.3.5 Junction Leakage Reduction
The FGA also improves the current-voltage behaviour of the source or drain-to-substrate n+/p
junctions. Figure 3.10(a) shows the current-voltage (I-V) characteristics for the n+/p junctions
before and after FGA. The saturation current in reverse bias is reduced by more than two orders
of magnitude as a result of the FGA. The measurement temperature (223 K to 293 K) and
applied bias (0.1 V to 0.5 V) dependence of the n+/p junction characteristics before and after
the FGA is shown in Figure 3.10(b). The activation energy (Ea) extrapolated to zero bias from
Figure 3.10(b) yields values of 0.37 eV and 0.40 eV before and after the FGA, respectively. The
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Figure 3.10: a) I-V characteristics of the n+/p In0.53Ga0.47As junction measured on a MOSFET
at 293 K before and after FGA. (b) Arrhenius plot from 223 to 293 K for reverse bias going from
0.1 to 0.5 V applied to implanted n+/p junctions before and after FGA. The area of the n+/p
junction diodes is 104 µm2. The activation energy (Ea) values are 0.37 eV and 0.40 eV before
and after FGA, respectively.
extracted Ea indicates thermal generation of electron-hole pairs through mid-gap states in the
In0.53Ga47As depletion region as the mechanism of the reverse bias leakage both before and after
FGA. The reduction of leakage current density is consistent with passivation of the mid-gap
states by the FGA. Both before and after FGA, the Ea decreases with increasing reverse bias,
which is characteristic of a ﬁeld-enhanced (Poole-Frenkel)-type emission process [41].
3.4 Conclusion
We demonstrated that a 300◦C, 30 min FGA dramatically improved the performance of surface-
channel In0.53Ga47As MOSFETs with Al2O3 as gate dielectric. The FGA process reduced the
density of ﬁxed positive charges in the Al2O3, which removed a parasitic peripheral inversion re-
gion, and resulted in an increase in ION/IOFF by three orders of magnitude. The FGA improved
the gm, drive current and peak µeff by 29%, 25% and 15%, respectively. C-V measurements of
MOSCAPs revealed that the FGA reduced Dit near the In0.53Ga47As conduction band but did
not reduce the mid-gap Dit. A reduction of two orders of magnitude was also observed in the
reverse bias leakage current density in the Si-implanted In0.53Ga47As n+/p junctions in the S/D
regions of the MOSFETs, consistent with the passivation of mid-gap states in the In0.53Ga0.47As
by the FGA.
66
Chapter 3. Impact of Forming Gas Annealing on MOSFET Performance
The fabricated devices featured suﬃcient electrical performance to be used as text vehicles
for the development of alternative electrical characterization techniques, which will be presented
in Chapter 4 and Chapter 5.
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Chapter 4
Analysis of MOS Gate Stack Defects
4.1 Introduction
Although InGaAs metal-oxide-semiconductor ﬁeld-eﬀect transistors (MOSFETs) with perfor-
mance approaching that of state-of-the-art Si devices have already been demonstrated (see Ta-
ble 1.2, page 5), further performance improvements are still required for potential introduction
of InGaAs devices into production. Considering the case of the high-k/In0.53Ga0.47As metal-
oxide-semiconductor (MOS) system, the density of interface traps (Dit), located in the middle
of the In0.53Ga0.47As bandgap, is typically reported to be in the range of low-1011 to mid-1013
/cm2.eV (see Figure 1.7, page 10). Moreover, recent reports have also indicated the presence of
both interface traps [13] and border traps [1, 4, 5] aligned with the conduction band.
A better understanding and control of interface and border traps could enable to signiﬁcantly
improve device performance. The study of the traps located throughout the full energy range
swept by the Fermi level during device operation, might enable to achieve this goal. Moreover,
knowledge of the energy distribution of interface and border traps is important as any speciﬁc
features of the extracted surface-equivalent density of interface and border trap (Dtrap) vs energy
(E) proﬁle can be compared to theoretical models of defect energies in order to identify the
physical origin of the traps [6].
One approach to obtain the Dtrap(E) proﬁle of a high-k/In0.53Ga0.47As system is to com-
pare the quasi-static (Q-S) capacitance-voltage (C-V) response measured on a metal-oxide-
semiconductor capacitor (MOSCAP) to a theoretical Q-S C-V response [2]. An alternative
approach is to use n and p-type In0.53Ga0.47As MOSCAPs to examine the Dtrap proﬁle in the
upper and lower portions of the In0.53Ga0.47As bandgap, respectively [7].
The availability of surface-channel high-k/In0.53Ga0.47As MOSFETs opens up new possi-
bilities for investigating interface and border traps when compared to high-k/In0.53Ga0.47As
MOSCAPs. Martens et al. developed a full conductance method for surface-channel III-V
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Figure 4.1: Full gate capacitance (Cg) vs gate voltage (Vg) measurement setup, where the gate
contact (G) of the MOSFET is connected to the high of the impedance meter and the source
(S), drain (D) and substrate contacts are shorted together and connected to the low.
(and Ge) MOSFETs to extract the Dtrap(E) across the full semiconductor bandgap [8, 9]. Ali
et al. modelled the multi-frequency (M-F) gate-to-channel split C-V/conductance-voltage (G-V)
characteristics of a surface-channel LaAlO3/In0.53Ga0.47As MOSFET to extract the Dtrap(E)
near the In0.53Ga0.53As conduction band [10] and complement the conventional conductance
method [11, 12].
First, we will compare a measured full-gate capacitance (Cg) vs gate voltage (Vg) charac-
teristic to a theoretical (ideal) high-frequency (H-F) C-V characteristic calculated with a self-
consistent Poisson-Schrödinger solver [13] in order to extract a surface-equivalent density of ﬁxed
positive oxide charge (N+) along with a Dtrap integrated across the In0.53Ga0.47As bandgap.
Then, we will demonstrate an alternative Dtrap(E) extraction method based on the ﬁtting of the
measured Cg-Vg characteristic and its corresponding Maserjian Y -function [14, 15] by introducing
a Dtrap(E) into the self-consistent Poisson-Schrödinger calculations.
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4.2 Full Gate Capacitance Measurement
The Cg-Vg characteristic of the Al2O3/In0.53Ga0.47As MOSFET was obtained using a measure-
ment conﬁguration where the gate contact is connected to the high of the impedance meter
and the source, drain and substrate contacts are shorted together and connected to the low
(Figure 4.1). The advantage of this measurement, when compared to the C-V measurement of
a MOSCAP, is that for the condition of strong inversion the source and drain areas supply the
inversion charge at the Al2O3/p-In0.53Ga0.47As interface,1 allowing a full Cg-Vg response to be
obtained.
A frequency (f) of 1 MHz and a temperature (T ) of -50◦C were selected in order to minimize
the capacitance response associated with the presence of interface traps and border traps and
obtain the approximation of the true H-F Cg-Vg response required for the ﬁtting. Values of
f higher than 1 MHz were avoided to prevent distortion of the inversion part of the Cg-Vg
characteristic due to parasitic channel resistance eﬀects [10]. A T of -50◦C was selected as it
represented the lowest T available on the probe station2.
The experimental Cg-Vg characteristic was corrected for the parasitic capacitances associated
with the gate overlap (Figure 3.1) and gate pad using the method reported in [17].
4.3 Maserjian Y -Function
The Maserjian Y -function applied to a Cg-Vg characteristic is expressed as follows [14]:
Y =
1
C3g
dCg
dVg
(4.1)
Figure 4.2a) and (b) show a theoretical (ideal) p-type Cg-Vg characteristic and its corresponding
Maserjian Y -function, respectively. The Maserjian Y -function is generally used to extract key
MOS parameters such as the threshold voltage (VT ), the p-type dopant density (Na) and the
ﬂat-band voltage (Vfb) without prior knowledge of the oxide capacitance (Cox) [14, 15]. This is
particularly useful in the analysis of high-k/III-V MOS systems as the low density of states in
the conduction band [18] together with issues of traps with energies aligned with the conduction
band [13], make the extraction of Cox particularly diﬃcult.
First, the Maserjian Y -function features a sharp peak at VT [Figure 4.2b)]. Then, the Ymin
plateau observed in depletion can be used to extract Na and Vfb using Equations 4.2 and 4.3,
respectively:
1The same process is involved in a conventional gate-to-channel capacitance (Cgc) split C-V measurement [16].
2It is noted that lower temperature measurements at 77 K or below may be required to obtain the true H-F
Cg-Vg response.
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Figure 4.2: Example of theoretical (ideal) p-type Cg-Vg characteristic (a) and corresponding
Maserjian Y -function (b). The threshold voltage (VT ) and ﬂat-band voltage (Vfb) are obtained
from the peak of the Maserjian Y -function and Equation 4.3, respectively. VT and Vfb delimitate
the accumulation (acc.), depletion and inversion (inv.) regions. Knowing Vfb allows to extract
the ﬂat-band capacitance (Cfb). The grey shaded areas represent the In0.53Ga0.47As bandgap.
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Figure 4.3: Comparison of the experimental and theoretical (ideal) high-frequency (H-F) Cg-
Vg characteristics. The theoretical threshold voltage (V theoT ), experimental threshold voltage
(V expT ), theoretical ﬂat-band voltage (V
theo
fb ), experimental ﬂat-band voltage (V
exp
fb ) and ∆VT =
V theoT − V expT are indicated on the graph. The calculation of the theoretical Cg-Vg characteristic
was performed by T. P. O'Regan (Tyndall).
Ymin = −(q sNa)−1 (4.2)
Y (Vfb) = Ymin/3 (4.3)
where q is the charge of an electron, s is the semiconductor dielectric constant.
4.4 Results and Discussion
4.4.1 Integrated Fixed Oxide Charge and Integrated Interface Trap Density
The Cg-Vg characteristic measured at f = 1 MHz and T = -50◦C is shown in Figure 4.3. Consid-
ering the Shockley-Read-Hall (SRH) statistics [19] and assuming an interface trap capture cross
section (σ) of ∼ 1 × 10-15 cm2 [20], the T of -50◦C and f of 1 MHz should remove the interface
defect capacitance response over an energy range relative to the In0.53Ga0.47As valence band
edge (EV ) going from E-EV = 0.17 eV to 0.63 eV. Also plotted in Figure 4.3 is the theoretical
(ideal) H-F Cg-Vg response for the case of no interface/border traps, or ﬁxed oxide charges. The
theoretical Cg-Vg response was obtained by solving the Poisson equation in depletion [21] and by
78
Chapter 4. Analysis of MOS Gate Stack Defects
self-consistently solving the Poisson-Schrödinger equations in inversion, including quantization
in all valleys [22]. In the theoretical calculations, the metal work function (Wf ) for Pd on Al2O3,
the Al2O3 ﬁlm thickness and k-value, and the p-In0.53Ga0.47As doping were set to 4.7 eV [23], 10
nm (see cross-sectional transmission electron microscopy (TEM) image shown in Figure 3.2(a),
page 57), 8.6 [24] and 3.3 × 1017 /cm3 (obtained from measured minimum capacitance), respec-
tively. The measured Cg-Vg can then be compared to the theoretical (ideal) Cg-Vg to highlight
the impact of ﬁxed oxide charges and interface/border traps.
Firstly, it is clear from Figure 4.3 that the experimental threshold voltage (V expT ) is shifted in
the negative direction relative to the theoretical threshold voltage (V theoT ), indicating the presence
of positive ﬁxed charge in the Al2O3. The magnitude of the diﬀerence between the V theoT and
the V expT (∆VT ) yields a N
+, which is given by:
N+ = Cox × ∆VT
q
(4.4)
where, ∆VT = V theoT - V
exp
T . Based on the ∆VT obtained from Figure 4.3, a N
+ of 1.2 ×
1012 /cm2 is obtained, in close agreement with the results presented in Sub-section 3.3.2 (page
58) and consistent with previous reports [25, 26]. As already mentioned in Sub-section 1.2.1.3
(page 14), the Al2O3/In0.53Ga0.47As system features a negative ﬁxed charge located at the
Al2O3/In0.53Ga0.47As interface along with a positive ﬁxed charge distributed throughout the
thickness of the Al2O3 ﬁlm. It is therefore important to point out that the N+ calculated in
Equation 4.4 is a surface-equivalent density of ﬁxed oxide charge in units [/cm2] as it represents
the net ﬁxed charge integrated across the interface and oxide thickness.
Secondly, the experimental characteristic is stretched out from V expT towards the experimental
ﬂat-band voltage (V expfb ) in comparison to the theoretical response [Figure 4.3]. This stretch out
is attributed to the presence of interface traps (and possibly border traps) located within the
In0.53Ga0.47As bandgap. The experimental and theoretical values of VT and Vfb, as identiﬁed
in Figure 4.3, can be used to estimate the integrated Dtrap across the In0.53Ga0.47As bandgap
in units [/cm2]. For In0.53Ga0.47As with a bandgap (Eg) of ∼ 0.75 eV and a Na of 3.3 × 1017
/cm3, the conditions of ﬂat band and inversion correspond to Fermi energy (Ef ) positions at
the Al2O3/In0.53Ga0.47As interface of Ef -EV = 0.04 eV and Ef -EV = 0.71 eV, respectively.
This indicates that the majority of the In0.53Ga0.47As bandgap is swept as Vg goes from V
exp
T
to V expfb . The approach presented here expands on the method reported in [26], where the
experimental ﬂat band conditions in n- and p-doped Al2O3/In0.53Ga0.47As MOS structures were
used to evaluate the integrated Dtrap across the In0.53Ga0.47As bandgap. The availability of a
four terminal transistor allows the evaluation of the integrated Dtrap value with a single device
structure. The additional gate voltage required to sweep from V expT to V
exp
fb in the experimental
curve compared to the theoretical curve is directly related to the integrated Dtrap across the
79
4.4. Results and Discussion
In0.53Ga0.47As bandgap, as:
Dtrap = Cox ×
(V expfb − V theofb )− (V expT − V theoT )
q
(4.5)
where V theofb is the theoretical ﬂat-band voltage. From Figure 4.3, this yields a value of Dtrap =
1.2 × 1013 /cm2, which represents the integrated Dtrap(E) from the ﬂat band condition (Ef -EV
= 0.04 eV) to the onset of inversion (Ef -EV = 0.71 eV).
4.4.2 Band Bending and Trap Density Proﬁle
Our approach to obtaining the Dtrap(E) is based on the ﬁtting of the experimental Cg-Vg char-
acteristic using a self-consistent Poisson-Schrödinger solver accounting for ﬁxed oxide charge and
interface/border traps. To assist with the ﬁtting process, we used the Maserjian Y -function.
Figure 4.4 illustrates the four steps required to obtain a good ﬁt.
Starting with a theoretical (ideal) H-F Cg-Vg characteristic [Figure 4.4(a)] and corresponding
Maserjian Y -function [Figure 4.4(b)], the N+ of 1.2 × 1012 /cm2 obtained in Section 4.4.1 is
introduced in the H-F model in order to align the V theoT to the V
exp
T [Figure 4.4(c) and (d)]. It
is clear from Figure 4.4(c) that the experimental Cg-Vg characteristic is signiﬁcantly stretched
out over the 0.5 V to -3.5 V gate bias range compare to the calculated Cg-Vg characteristic.
This stretch out is attributed to the eﬀect of traps located in the In0.53Ga0.47As bandgap. In
Figures 4.4(e) and (f), a Dtrap(E) is introduced in the H-F model in order to account for the
stretch out of the experimental Cg-Vg characteristic3. It is noted that the Maserjian Y -function
was found very useful at this stage to match the stretched out over the 0.5 V to -3.5 V gate
bias range [inset Figure 4.4(f)] and ﬁne tune the Dtrap(E) across the In0.53Ga0.47As bandgap.
Figure 4.4(e) shows that the the experimental capacitance in inversion exceeds the theoretical
maximum value. This observation is consistent with the presence of interface traps [13] and/or
border traps [1, 4, 5] at energy levels aligned with the In0.53Ga0.47As conduction band, providing
an additional capacitance in parallel with the inversion capacitance. The Cgc-Vg characteristics
shown in Figure 4.5 indicate that very little dispersion in capacitance in inversion is observed
over a range of f going from 1 kHz to 1 MHz at T = 292 K and for T going from 292 K to 78
K at f = 1 MHz4. This suggests that it is not possible to freeze-out the eﬀect of traps at a
f = 1 MHz and T = -50◦C in the inversion region of the Cg-Vg characteristic. This results is
consistent with the inversion capacitance exceeding the theoretical maximum value and indicates
that the inversion region of the Cg-Vg characteristic cannot not be ﬁtted with the H-F model,
3In the H-F model, the introduction of a Dtrap(E) induces a stretch out of the Cg-Vg characteristic along the
x -axis but no stretch out along the y-axis (no trap capacitance is added).
4These measurements were performed on devices obtained with the same fabrication process ﬂow but from a
diﬀerent batch. Although the devices featured slightly diﬀerent electrical performance, the point made relative to
the lack of dispersion in capacitance in strong inversion with f and T remains valid.
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Figure 4.4: Illustrating the four steps in the ﬁtting of the experimental Cg-Vg (a, c, e, g) and
corresponding Maserjian Y -function (b, d, f, h). (a-b) theoretical (ideal) high-frequency (H-F)
model, (c-d) H-F model with ﬁxed oxide charge (N+), (e-f) H-F model with N+ and trap energy
proﬁle [Dtrap(E)], and (g-h) spliced H-F model in depletion with quasi-static (Q-S) model in
inversion, including N+ and Dtrap(E). Vfb and VT indicate the experimental ﬂat-band and
threshold voltages, respectively. The ﬁtting was performed by T. P. O'Regan (Tyndall).
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Figure 4.5: Gate-to-channel capacitance (Cgc) vs gate voltage (Vg) measured over a range of
frequency (f) going 1 kHz to 1 MHz for a ﬁxed temperature (T ) of 292 K and at a f of 1 MHz
and a T of 78 K. Low capacitance dispersion with f and T is observed in inversion (Vg > 0.5 V).
even with the introduction of a Dtrap(E) extending into the In0.53Ga0.47As conduction band.
As a consequence, the inversion part of the curve is ﬁtted with the Q-S self-consistent Poisson-
Schrödinger model including a Dtrap proﬁle extending into the In0.53Ga0.47As conduction band.
The resulting experimental and theoretical Cg-Vg responses and the corresponding Maserjian
Y -functions are shown in Figure 4.4(g) and (h), respectively.
Figure 4.6(a) shows the extracted experimental band bending E-EV vs Vg proﬁle along with
the proﬁle of a theoretical (ideal) device. A marked degradation of the band bending eﬃciency
is observed in the lower part of the In0.53Ga0.47As bandgap as well as in the In0.53Ga0.47As con-
duction band. The corresponding Dtrap(E) proﬁle presents three main features [Figure 4.6(b)]:
1. A large density of donor (+/0) traps extending from the In0.53Ga0.47As valence band into
the lower part of the In0.53Ga0.47As bandgap is observed. While our method can reveal the
electrical nature of the traps (i.e.: donor or acceptor), further analysis is required to state
about the physical nature of the traps (i.e.: interface traps or border traps).
2. A distribution of donor (+/0) traps peaking at 1.5 × 1013 /cm2.eV and centred at 0.36 eV
above the In0.53Ga0.47As valence band edge (mid-gap) is also observed. This peak, asso-
ciated with the presence of interface traps in [7, 10], is not always reported. Indeed, the
Dtrap(E) proﬁles reported in [2, 27] show a monotonic increase from the In0.53Ga0.47As con-
duction band towards the valence band edge. It is possible that, in these works, a broader
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Figure 4.6: (a) Comparison of the band bending E-EV vs Vg proﬁle obtained with the ﬁtting
of the Cg-Vg characteristic and Maserjian Y -function to the proﬁle obtained for a theoretical
(ideal) device. (b) Trap density vs energy proﬁle obtained from the ﬁtting of the Maserjian
Y -function and Cg-Vg characteristic. The blue solid line and the red short dash line represent
donor-type (+/0) and acceptor-type (0/-) trap density proﬁles, respectively. The donor-type trap
density proﬁle suggests the presence of two components, which are highlighted as two Gaussian
distributions (blue short dot lines). The grey shaded areas represent the In0.53Ga0.47As bandgap.
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feature extending from the valence band into the bandgap could prevent the observation
of a clear peak around the mid-gap.
3. A broad feature extending into the In0.53Ga0.47As conduction band, acquiring a density
of ∼ 2.5 × 1013 /cm2.eV at 0.3 eV above the In0.53Ga0.47As conduction band edge (EC).
This density value is in very close agreement with Al2O3/In0.53Ga0.47As MOS structures
reported in [2] and the case of the Al2O3/In0.53Ga0.47As MOS with an (NH4)2S surface
preparation reported in [3].
4.4.3 Comparison with Conventional Methods
In this subsection, the data obtained using the ﬁtting of the Cg-Vg characteristic and Maserjian
Y -function (Figure 4.6) is compared to the results obtained with conventional methods such
as the Berglund integral [28], the Terman method [29], the high-low method [30] and the full
conductance method [8]. It is important to note here that these methods were only applied after
the data extraction based on the ﬁtting the Cg-Vg and Maserjian Y -function was performed,
indicating that the extraction process was not biased by any preliminary analysis.
Figure 4.7(a) compares the band bending vs Vg obtained using the ﬁtting of the Cg-Vg and
Maserjian Y-function, the Terman method [29] and the Berglund integral [28]. While the data
used with the Terman method is the same as that used for the ﬁtting (i.e.: Cg-Vg measured
at f = 1 MHz and T = -50◦C), the data used in the calculation of the Berglund integral is a
Cg-Vg characteristic measured at f = 200 Hz and T = 25◦C (not shown)5. Excellent agreement is
obtained between the ﬁtting method and the Terman method. However, a signiﬁcant discrepancy
between the Berglund integral and the other methods is observed. For Vg going from 0.4 V to
-0.4 V, the Berglund integral indicates a less eﬃcient band bending than the other methods.
This could be attributed to the fact that the Dtrap response near the band edges could not be
frozen out at f = 1 MHz and T = -50◦C, leading to an overestimation of the band bending
eﬃciency near the band edges with the methods relying on an estimate of the H-F Cg-Vg response
(i.e.: ﬁtting method and Terman method), consistent with [31]. For Vg > -0.4 V, the Berglund
integral severely overestimates the band bending eﬃciency, suggesting that the f of 200 Hz is
not suﬃciently low to obtain a full response of the interface traps located near the middle of the
In0.53Ga0.47As bandgap. This is in agreement with [7], where the use of a f as low as 40 Hz is
recommended to maximize the Dtrap response.
Figure 4.7(b) compares the Dtrap(E) proﬁle obtained with the ﬁtting method to the proﬁles
extracted with the Terman, high-low and full conductance methods. The excellent agreement
5The Cg-Vg characteristic is corrected for parasitic capacitance using the method reported in [17]. This method
requires the measurement of a device with a long gate length and a device with a short gate length. The small
gate area of the short gate-length device, the lowest f giving acceptable noise level was 200 Hz.
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Figure 4.7: (a) Comparison of the band bending E-EV vs Vg proﬁle obtained with the ﬁtting
of the Cg-Vg characteristic and Maserjian Y -function to the proﬁle obtained with the Terman
method [29] and Berglund integral [28]. (b) Comparison of the trap density vs energy proﬁle
obtained with the ﬁtting method to the proﬁles extracted from the Terman (the short dash curve
shows the intrapolation of the Terman data), high-low [30] and full conductance [8] methods.
Cox/q is indicated to highlight the limitation of the full conductance method. The grey shaded
areas represent the In0.53Ga0.47As bandgap.
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between the ﬁtting method and the Terman method is consistent with the analysis of the band
bending shown in Figure 4.7(a). For E-EV going from 0.5 eV to 0.73 eV, it is clear that the
ﬁtting method and the Terman method underestimate Dtrap. The high-low and the conductance
methods, however, show reasonable agreement in this energy range, where Dtrap decreases from
5.8 × 1012 /cm2.eV to 4.2 × 1012 /cm2.eV. For E-EV < 0.5 eV, the high-low method under-
estimates Dtrap as it suﬀers from the same limitation as that observed in the analysis of the
Berglund integral [Figure 4.7(a)]. The conductance method also underestimates Dtrap in this
energy range. This underestimation is consistent with recent works [8, 31] reporting Dit un-
derestimation with the conductance method in the case of Dit values exceeding Cox/q. This is
the case in our devices since Cox/q = 4.75 × 1012 /cm2.eV and the ﬁtting method indicates a
mid-gap Dit feature peaking at 1.5 × 1013 /cm2.eV.
4.5 Conclusion
The ﬁxed oxide charges and interface/border traps present in the Al2O3/In0.53Ga0.47As MOS-
FETs presented in Chapter 3 were examined through the study of the full gate capacitance Cg-Vg
characteristic. The Cg-Vg characteristic was measured at a f of 1 MHz and a T of -50◦C in order
to approximate a true H-F response. The comparison of the measured Cg-Vg characteristic with
a theoretical (ideal) H-F characteristic yielded a N+ of 1.2 × 1012 /cm2 along with an integrated
Dtrap across the In0.53Ga0.47As bandgap of 1.2 × 1013 /cm2.
The ﬁtting of the Cg-Vg characteristic and corresponding Maserjian Y -function yielded a
Dtrap(E) across the In0.53Ga0.47As energy gap and extending into the In0.53Ga0.47As conduction
band. This analysis revealed donor-like (+/0) traps within the In0.53Ga0.47As bandgap, with a
peak density of ∼ 1.5 × 1013 /cm2.eV and centered at 0.36 eV above the In0.53Ga0.47As EV . A
sharp increase in donor-like (+/0) trap density in the energy range of 0.1 eV to 0.2 eV above
the In0.53Ga0.47As EV was also observed. The analysis also indicated acceptor-like (0/-) traps
located at energy levels aligned with the In0.53Ga0.47As conduction band, with a density of ∼
2.5 × 1013 /cm2.eV at 0.3 eV above the In0.53Ga0.47As EC . Although the ﬁtting could reveal
whether the observed traps were donors or acceptors, this method could not to discern whether
these traps were interface traps, border traps, or a combination of both.
Finally, excellent agreement with the conventional Terman method was obtained. However,
the comparison with the high-low and conductance methods highlighted a Dtrap underestimation
near the In0.53Ga0.47As band edges. This issue may be addressed through the measurement and
ﬁtting of a Cg-Vg characteristic obtained at a T of 77 K or lower.
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Chapter 5
Investigation of Border Traps and
Mobility
5.1 Introduction
InGaAs and related compound semiconductors have become serious candidates for replacing
strained Si in future complementary metal-oxide-semiconductor (CMOS) device applications
due to their remarkable electron mobility [1]. The standard method for extracting the eﬀective
mobility (µeff ) in a metal-oxide-semiconductor ﬁeld-eﬀect transistor (MOSFET) relies on a
gate-to-channel split capacitance-voltage (C-V) measurement combined with a measurement of
the drain current (Id) vs gate voltage (Vg) characteristic in direct current (DC) [2]. While
this method enables highly accurate µeff extraction on SiO2/Si MOSFETs, its accuracy when
applied to emerging high-k/InGaAs devices, with relatively high density of interface traps (Dit)
and density of border traps (Dbt), becomes questionable. In an attempt to address this issue,
we investigated the use of an alternative method based on the inversion-charge pumping (ICP)
and pulsed Id-Vg measurements, ﬁrst proposed by Kerber et al. for Si based MOSFETs in [3],
for the µeff extraction of surface-channel Al2O3/In0.53Ga0.47As MOSFETs.
5.2 Experimental Details
5.2.1 Surface-channel Al2O3/In0.53Ga0.47As MOSFETs
The In0.53Ga0.47As MOSFETs used in this study were fabricated using the fabrication process
ﬂow presented in Chapter 3. Brieﬂy, the devices featured a p-In0.53Ga0.47As channel nominally
doped to 4 × 1017 /cm3. An optimized (NH4)2S surface passivation [4, 5] was performed before
the formation of a 10-nm-thick Al2O3 gate dielectric by atomic layer deposition (ALD). The
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source and drain (S/D) areas were implanted with Si ions and subsequently activated at 600◦C
for 30 sec in N2. The Pd gate and the Au/Ge/Au/Ni/Au S/D metal contacts were formed
by electron-beam evaporation and lift-oﬀ. It is noted that, although the fabrication process
remained the same, the devices examined in this Chapter were processed approximately a year
after those presented in Chapter 3 and, consequently, exhibited slightly diﬀerent DC performance
at room temperature. Indeed, while the subthreshold swing (SS) remained at ∼ 150 mV/dec., a
threshold voltage (VT ) of 0.2 V was obtained, indicating the presence of a higher ﬁxed positive
charge in the Al2O3 compared to the devices presented in Chapter 3.
5.2.2 Inversion-Charge Pumping Method
The ICP measurement setup shown in Figure 5.1 is similar to that of an amplitude sweep charge
pumping (CP) method [6, 7]. The S/D contacts are shorted and connected to the ground, a
square pulse train of variable amplitude going from base voltage (Vbase) ≈ ﬂat-band voltage
(Vfb) to peak voltage (Vpeak) is applied to the gate contact and the total pumped charge density
(NCP ) is measured on the substrate contact. The geometrical and trapped charge components
of NCP are respectively expressed as the ﬁrst and second terms in the brackets of equation 5.1
[6, 8]:
NCP = α.Cox.(Vg − VT )/q + (Dit +Dbt.tbt).∆E (5.1)
where α is the fraction of inversion-charge density (Ninv) recombining in the substrate, Cox is
the gate oxide capacitance, q is the charge of an electron, tbt is the oxide thickness over which the
border traps are probed and ∆E is the energy interval swept by the Fermi level going from Vg
= Vbase to Vpeak. The ICP method applied to devices featuring low Dit and Dbt, such as SiO2/Si
MOSFETs, enables direct extraction of Ninv by simply maximizing the geometrical component,
[9], through the use of devices with channel length (L) > 20 µm in combination with fast (10
ns) pulse rise time (tr) and fall time (tf ) [3, 7]. Under such conditions, most of Ninv is forced
to recombine in the substrate and contributes to NCP . A correction for the fraction (1- α) of
Ninv lost by diﬀusion to the S/D, representing the sum of the density of charge lost to the source
(NS) and the density of charge lost to the drain (ND), is applied through the measurements of
NCP_S [Figure 5.1(b)] and NCP_D [Figure 5.1(c)]1. Following the measurements of NCP_SD,
NCP_S and NCP_D, Ninv can be extracted using the relationship:
Ninv = NCP_S +NCP_D −NCP_SD (5.2)
1Kerber et al. in [3] assumed device symmetry and used Ninv = 2 × NCP_S - NCP . As we observed a
slight diﬀerence between the measured NCP_S and NCP_D, which was attributed to our non self-aligned device
fabrication process, we measured NCP_S and NCP_D and applied Equation 5.2 in order to obtain accurate Ninv.
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Figure 5.1: Schematics of the Inversion-Charge Pumping (ICP) setup used to extract the in-
version charge density (Ninv) in long channel (L > 20 µm) Al2O3/In0.53Ga0.47As MOSFETs
through the measurements of (a) NCP_SD, (b) NCP_S and (c) NCP_D. Vbase, Vpeak, NS and
ND represent the base voltage, peak voltage, loss to the source and loss to the drain, respectively.
Ninv is obtained using the relationship: Ninv = NCP_S + NCP_D - NCP_SD.
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In the case of devices featuring relatively high Dit and Dbt, such as high-k/InGaAs MOSFETs,
the ICP measurement parameters need to be carefully selected in order to, not only maximize
the geometrical component, but also minimize the trapped charge component.
5.3 Results and Discussion
5.3.1 Inversion-Charge Pumping Measurements
5.3.1.1 Reduction of the Interface Trap Contribution
5.3.1.1.1 Interface Trap Density Proﬁle
Figure 5.2 shows the Dit vs Vg proﬁle obtained on the Al2O3/In0.53Ga0.47As MOSFETs using
the high (1 MHz) - low (2 kHz) frequency method, [10], measured at a temperature (T ) of 292
K along with the full-conductance method, [11], performed over a range of T going from 292 K
to 78 K. An agreement was obtained between the two methods at 292 K. It is noted that the
Dit is intentionally plotted against Vg (not against energy) in order to identify the diﬀerent Dit
contribution for varying Vbase. The Dit vs Vg proﬁle presents relatively high Dit levels (Dit >
Cox/q = 4.75 × 1012 /cm2.eV) going towards the middle of the In0.53Ga0.47As bandgap for Vg < -1
V.Dit values of∼ 2× 1012 to∼ 5× 1012 /cm2.eV are observed near the In0.53Ga0.47As conduction
band for Vg ranging from VT to VT - 0.5 V (i.e.: Vg = -0.3 V). These results are consistent with
the analysis presented in Chapter 4 [(Figure 4.7(b), page 85)] and with the literature review
shown for the Al2O3/In0.53Ga0.47As system in Chapter 1 [Figure 1.8(b), page 11].
5.3.1.1.2 Impact of Base Voltage and Comparison with Split C-V at Low Temper-
ature
We found that the ICP measurement conﬁguration where Vbase ≈ Vfb [Figure 5.3(a)], initially
developed by Kerber et al. [3] for the for the SiO2/Si interface, featuring typical Dit values of <
1011 /cm2.eV [14, 15], was not suitable for the Al2O3/In0.53Ga0.47As MOSFETs due to the large
Dit level observed towards the middle of the In0.53Ga0.47As bandgap (Figure 5.2 and Chapter 4).
Indeed, in this conﬁguration, any interface trap located within the semiconductor bandgap can
contribute to NCP and, therefore, lead to an overestimation of Ninv. In this work, our approach
was to raise Vbase, as depicted in Figure 5.3(b), in order to increase the amount of interface traps
constantly occupied during the ICP measurement and, therefore, reduce the Dit contribution to
NCP . This is demonstrated in Figure 5.4(a) with NCP measurements obtained for a range of
Vbase going from -0.9 V to -0.3 V and corrected for the loss to the S/D (1-α) using Equation 5.2.
Indeed, as Vbase was gradually raised to -0.3 V, which corresponds to the region of the Dit vs
Vg proﬁle where the Dit is the lowest [Figure 5.2], the NCP vs Vpeak curves are progressively
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Figure 5.2: Density of interface traps (Dit) vs gate voltage (Vg) proﬁle obtained using the high-
low and full-conductance methods. The high-low was performed at a temperature (T ) of 292
K while that of the full-conductance method was varied from 292 K to 78 K in order to access
interface traps located in diﬀerent parts of the In0.53Ga0.47As bandgap [12]. The relatively large
Dit values (greater than Cox/q) obtained with the high-low method for Vg < -0.75 V preclude
the use of a conductance-based method in that Vg range [13]. The threshold voltage (VT ) of 0.2
V, obtained at T = 292 K, is used to locate the In0.53Ga0.47As conduction band edge.
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Figure 5.3: Energy band diagrams of a p-type metal-oxide-semiconductor (MOS) structure show-
ing (a) the SiO2/Si interface case, where the density of interface trap (Dit) distributed across the
semiconductor bandgap is negligible (< 1010 /cm2.eV), allowing to perform the ICP measure-
ment with Vbase = Vfb, and (b) the high-k/In0.53Ga0.47As interface case, where the Dit is large,
requiring Vfb  Vbase < VT in order to maintain constant occupancy of most of the interface
traps during the ICP measurement. It is noted that as Vbase is raised from Vfb towards VT , the
structure is moved from a ﬂat-band condition to a depletion condition, which involves the forma-
tion of a space charge region (SCR) energy barrier impeding the recombination of the inversion
charge during the ICP measurement. In the diagrams, Efm is the metal Fermi level while EC ,
EV and Efp are the semiconductor conduction band edge, valence band edge and Fermi level,
respectively.
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Figure 5.4: (a) Total pumped charge density (NCP ) vs peak voltage (Vpeak) obtained for a base
voltage (Vbase) ranging from -0.3 V to -0.9 V. The ICP measurements were performed on a 40-
µm-channel-length device with a frequency (f) of 1 MHz, a duty cycle (D) of 50 % and pulse
rise time (tr) and fall time (tf ) of 10 ns. The Dit contribution to NCP reduces as Vbase is raised
from -0.9 V to -0.3 V. The experimental curves are non-linear and their slopes deviate from the
theoretical Cinv.(Vg-VT )/q curve, where Cinv is the capacitance in inversion measured by split
C-V at a temperature (T) of 35 K and q is the charge of an electron. (b) Total charge density
(NCV ) vs Vg obtained by split C-V at f = 1 MHz over a range of T going from 440 K to 35 K.
The Dit contribution to NCV reduces as T is reduced.
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Figure 5.5: Loss to S/D (1-α) vs peak voltage (Vpeak) obtained for a base voltage (Vbase) ranging
from -0.3 V to -0.9 V. The space charge region (SCR) barrier height increases as Vbase is raised
from -0.9 V to -0.3 V.
shifted downwards in NCP magnitude until a point where NCP only starts rising at Vpeak ∼ VT ,
suggesting that the response of the majority of the interface trap located within the In0.53Ga0.47As
bandgap is removed.
A similar approach was used in [16], where split C-V measurements were performed at a low
T of 77 K in order to freeze the response of the interface traps located near the In0.53Ga0.47As
conduction band and extract a more accurate Ninv. We performed split C-V measurements over
a wide range of T going from 440 K to 35 K Figure 5.4(b) in order to verify this concept and
demonstrate that varying Vbase in an ICP measurement performed at T = 292 K had the same
impact as varying T in split C-V measurement. From Figure 5.4(b), where the NCV , which is
deﬁned here as NCV = Ninv+(Dit+Dbt.tbt).∆E, is plotted against Vg, it is clear that the NCV -Vg
curves exhibit a progressive reduction in NCV magnitude as T reduces from 440 K to 35 K. The
similarity between the two trends observed in Figure 5.4(a) and (b) provides evidence to support
the idea that raising Vbase reduces the contribution of interface states, located in the upper part
of the In0.53Ga0.47As bandgap, to NCP .
Having demonstrated the advantage of raising Vbase, we now need to consider the issue asso-
ciated with a higher Vbase. Indeed, as Vbase is raised towards VT , the fraction (1-α) of Ninv lost to
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the S/D increases signiﬁcantly (Figure 5.5) and the correction applied to NCP using Equation 5.2
becomes larger. This is explained by the fact that as Vbase increases, the barrier height of the
space charge region (SCR) increases [Figure 5.3(b)], impeding the recombination of the inversion
charge in the substrate but favoring its diﬀusion to the S/D, consistent with [9].
Referring back to Figure 5.4(a) and considering a inversion capacitance of 5.5 × 10-7 F/cm2
extracted from the split C-V measurement at frequency (f) = 1 MHz and T = 35 K [Fig-
ure 5.4(b)], we can compare the measured NCP -Vpeak (Vbase = -0.3 V) curve to a theoretical
Cinv.(Vg-VT )/q curve. It is evident that the NCP -Vpeak curve curls up and signiﬁcantly de-
viates from Cinv.(Vg-VT )/q as Vpeak increases. If the only contribution to NCP above VT is
Ninv, this relationship should be linear. We suggest that this deviation from linearity for Vg
> VT is a consequence of a Dbt contribution. Moreover, the same Dbt aﬀects the ICP and the
split C-V measurement diﬀerently. This can be explained using the energy band diagram of
a metal-oxide-semiconductor (MOS) structure assuming a simpliﬁed Dbt uniformly distributed
across energy. In the case of the ICP measurement, the ∆E swept by the Fermi level going from
Vbase to Vpeak increases with Vpeak [Figure 5.6(a)]. As a result, the integrated border trap contri-
bution Dbt.tbt.∆E to NCP (Equation 5.1) also increases with Vpeak, leading to the non-linearity
observed on the NCP -Vpeak curves [Figure 5.4(a)]. In the case of a split C-V measurement, how-
ever, where the response to a small alternative current (ac) signal superposed to a slowly varying
Vg is measured [Figure 5.6(b)], ∆E and, therefore, Dbt.tbt.∆E only depend on the amplitude of
the ac signal (typically 25 mV) but remain independent of Vg. In the presence of a non-uniformly
distributed Dbt across energy, Dbt.tbt.∆E will vary with Vg. However, this eﬀect will not be as
strong as in the case of the ICP.
5.3.1.2 Reduction of the Border Trap Contribution
5.3.1.2.1 Evidence of Border Trap Contribution
Recent studies have indicated the presence of border traps in high-k/InGaAs MOS structures
using C-V [17, 18], charge pumping [19] and high-frequency transconductance [20] measurements.
Evidence of the presence of border traps can also observed in the Id-Vg characteristic, where
it is manifest as a hysteresis [21, 22]. Single pulse and DC Id-Vg hysteresis, performed on
a 1-µm channel-length (L) device at a drain-to-source voltage (Vds) of 50 mV, are shown in
Figure 5.7. Going from a slow DC measurement to a fast single pulse measurement, the
hysteresis increased from 70 mV to 195 mV, while the drain current at Vg = 2.5 V increased from
14.5 mA/mm to 16 mA/mm. This strongly suggests the presence of a charge trapping process
involving border traps.
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Figure 5.6: Example of energy band diagrams of a p-type metal-oxide-semiconductor (MOS)
structure with a density of border traps (Dbt) assumed to be uniformly distributed across energy.
(a) Case of an ICP measurement where the base voltage (Vbase) is set to -0.3 V and the peak
voltage (Vpeak) is set to a value above the threshold voltage (VT ), respectively. (b) Case of a
split C-V measurement where the gate voltage (Vg) > VT . In an ICP measurement, the energy
range (∆E) swept by the Fermi level increases with Vpeak, while in a split C-V measurement, ∆E
depends on the amplitude of the AC signal (typically set to 25 mV) and not on Vg. Consequently,
the Dbt.tox.∆E contribution in an ICP measurement at large Vpeak is much higher than that of
a split C-V measurement performed at a Vg matching Vpeak. In the diagrams, EC , and Efp are
the semiconductor conduction band edge, and Fermi level, respectively.
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Figure 5.7: Single pulse and DC Id-Vg hysteresis performed on a 1-µm-channel-length device at
a drain-to-source voltage (Vds) of 50 mV. The rise time (tr) and fall time (tf ) of the single pulse
measurement were set to 500 ns.
5.3.1.2.2 Impact of Duty Cycle
To minimize the Dbt contribution to NCP , we propose to keep f constant but reduce the
duty cycle (D) in order to reduce the transient charging time (tcharge = D/f) of the border
traps. This approach is based on the premise that, since border traps capture charges from the
inversion layer, the time to charge the border traps must be larger than the time required to
form the inversion layer. The impact of D (tcharge) on NCP is presented in Figure 5.8, where
D (tcharge) is gradually reduced from 50% (500 ns) to 5% (50 ns) for f = 1 MHz. The curling
up of the NCP -Vpeak curve, which was attributed to a Dbt contribution, gradually reduces as D
reduces. At D = 5%, the NCP -Vpeak curve nearly matches Cinv.(Vg-VT )/q and the curling up
almost disappears, suggesting a signiﬁcant reduction in the Dbt contribution.
5.3.1.2.3 Multi-frequency Inversion-charge Pumping
In order to study the impact of f on the Dbt response, we performed ICP measurements
over a range of f going from 10 kHz to 2 MHz for a ﬁxed D of 50% and a Vpeak going from
0 V to 2 V. In Figure 5.9, NCP is plotted against f on the top x -axis and against tcharge on
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Figure 5.8: (a) Impact of duty cycle (D) on total pumped charge density (NCP ) obtained from
ICP performed at a frequency (f) of 1 MHz and a rise time (tr) and fall time (tf ) of 10 ns. The
curve obtained at D = 5% nearly matches the theoretical Cinv.(Vg-VT )/q curve, consistent with
a reduction of the Dbt contribution to NCP at low D.
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Figure 5.9: Total pumped charge density (NCP ) plotted against frequency (f) on the top x -
axis and against charging time (tcharge), which is equal to 1/(2.f), on the bottom x -axis. The
symbols show the experimental data obtained from the measurements performed on a 40-µm-
channel-length device with the pulse rise time (tr) and fall time (tf ) set to 10 ns, a base voltage
(Vbase) of -0.3 V and a duty cycle (D) of 50%. The peak voltage (Vpeak) was varied from 0 V to
2 V. The lines represent the ﬁtting of the data with the proposed charge trapping model.
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Table 5.1: Model parameters ﬁtted for a range of peak voltage (Vpeak) values going from 0 V
to 2 V. N0bt is the border trap density in the Al2O3 integrated across energy and thickness, τ is
the capture time constant, β is the distribution factor of capture time constant and Ninv is the
inversion-charge density.
Vpeak (V) 0 0.5 1 1.5 2
τ (µs) 1.7 1.2 1.2 1.1 1.0
β 1.0 1.0 1.0 1.0 1.0
N0bt (10
12 /cm2) 1.4 2.9 4.6 6.3 7.8
Ninv (1012 /cm2) 0.09 0.7 1.9 3.5 5.7
Adjusted R2 0.997 0.991 0.984 0.964 0.991
the bottom x -axis [as D = 50%, tcharge = 0.5/f ]. NCP increases as f reduces and a clear Ncp
saturation is reached for f < ∼ 100 kHz (tcharge > ∼ 5 µs), suggesting a full Dbt response in that
f range. In the high f region, however, no NCP saturation is observed. This suggests that some
border traps still respond at f > 2 MHz. This is in line with the work reported in [20], where
evidence of fast border traps responding to f > 1 GHz is demonstrated. Unfortunately, the
GHz frequency range is not accessible in our case. Indeed, considering the following equation for
the recombination of the electrons of the inversion layer with the holes of the p-type substrate:
Ninv(t) = Ninv(0). exp(−t/τe) (5.3)
and an electron lifetime (τe) of 30 ns for in p-In0.53Ga0.47As doped to 4 × 1017 /cm3 [23], we
calculated that a channel with Ninv = 1011 /cm2, 1012 /cm2 and 1013 /cm2 would be eﬀectively
depleted (Ninv < 109 /cm2) in approximately 130 ns, 210 ns and 270 ns, respectively. This
indicates that it is not possible to perform ICP measurements at f > 2 MHz and D = 50%
as the transient discharge time [tdischarge = (1-D)/f ] becomes too short to allow the full Ninv
recombination, leading to an underestimation of Ninv. We propose to circumvent this issue by
ﬁtting the measured multi-frequency ICP data shown in Figure 5.9 using a charge trapping
model, similar to that reported in [2426], but including Ninv and assuming a negligible Dit
contribution to NCP (as Vbase = -0.3 V):
NCP = N
0
bt.[1− exp(−(tcharge/τ)β)] +Ninv (5.4)
where τ is the capture time constant, β is the distribution factor of the capture cross section
(σ) and N0bt is the surface-equivalent density of border trap integrated across the energy range
swept as Vg goes from Vbase to Vpeak. The τ , β, N0bt and Ninv values obtained from the ﬁtting of
the multi-frequency NCP data for Vpeak ranging from 0 V to 2 V (Figure 5.9) are summarized in
Table 5.1. Adjusted R2 ranging from 0.964 to 0.997 were obtained, indicating a good ﬁt of the
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model to the experimental data.
As Vpeak increased from 0 V to 2 V, a decrease in τ from 1.6 µs to 1.0 µs was observed. These
τ values are consistent with the values reported in [27] for traps located at energy levels aligned
with the In0.53Ga0.47As conduction band. In the charge trapping model, the distribution factor
β, which represents a measure of the width of the σ distribution of the traps, can range between
a value of 1.0 and 0. A β value of 1.0 corresponds to a discrete σ, while values approaching 0
indicate very wide distributions of σ. The fact that our experimental data was best ﬁtted with
β = 1.0 indicates a discrete σ and suggests that the border traps could originate from a single
type of physical defect. It is possible to estimate σ using:
τ = (N.σ.vth)
−1 (5.5)
where N is the volume inversion density and vth is the electron thermal velocity. Considering
τ ∼ 1 µs, vth = 5.5 × 107 cm/s [28] and N = 4.1 × 1018 /cm3,2 we estimated that σ was ∼ 4.5
× 10-21 cm2. This rather small σ value is consistent with that of border traps [29], as σ values
in the 10-13 to 10-17 range are generally considered for interface traps [12, 19, 30]. The distance
(x) of the border traps from the semiconductor interface can be estimated using the relationship
[31]:
x = λ. ln(tt/τ) (5.6)
where tt is the tunnelling time and λ is the attenuation coeﬃcient. Considering that NCP
saturation is reached at t ∼ 5 µs (Figure 5.9) and λ = 1.1 × 10-8 cm [20], we calculated
a distance x of ∼ 1.5 Å from the interface, consistent with the value reported in [20] for a
HfO2/Al2O3/In0.53Ga0.47As system. The increase in N0bt with Vpeak is consistent with the pres-
ence of border traps located at energy levels aligned with the In0.53Ga0.47As conduction band
[17]. Moreover, assuming a ∼ 2-Å-wide border trap distribution [20], consistent with a discrete
σ, and considering that an energy range of 0.77 eV is swept when Vg goes from Vbase = -0.3 V to
Vpeak = 2 V [obtained from the analysis of Chapter 4], a N0bt of 7.8 × 1012 /cm2 would equate to
a Dbt of 5.1 × 1020 /cm3.eV, which is in reasonable agreement with the peak Dbt values of 1.05
× 1021 /cm3.eV and ∼ 1.6 × 1021 /cm3.eV reported in[19] and [20], respectively. This analysis
suggests the presence of border traps featuring a very small capture cross section and being lo-
cated very close to the Al2O3/In0.53Ga0.47As interface in a very narrow spatial distribution. We
speculate that the presence of these border traps could be due to an ultra-thin interlayer of native
oxide at the Al2O3/In0.53Ga0.47As interface. This speculation warrants further investigation. It
is noted that the fast trapping of electrons, in border-trap distributions presenting very similar
2Self-consistent Poisson Schrödinger calculations revealed an inversion layer thickness of 14 nm at Ninv = 5.7
× 1012 /cm2, yielding N = 4.1 × 1018 /cm3.
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Figure 5.10: Comparison of the total pumped-charged density (NCP ) obtained from inversion-
charge pumping (ICP) at a frequency (f) of 1 MHz and duty cycle (D) of 5%, and multi-frequency
ICP. In both measurements the base voltage (Vbase) was -0.3 V and the rise time (tr) and fall
time (tf ) were 10 ns.
features as that reported here, was attributed to a gap state injection process in a very recent
report from Engstrom et al. [32].
The negligible Ninv value at Vpeak = 0 V (Table 5.1) is consistent with a VT of 0.2 V. As
Vpeak increases from 0.5 V to 2 V, Ninv increases from 7.0 × 1011 to 5.7 × 1012 /cm2. Figure 5.10
compares the NCP obtained from multi-frequency ICP to that obtained from ICP (f = 1MHz
and D = 5%). The Multi-frequency ICP gives slightly lower NCP values, conﬁrming that some
border traps can respond in less than 50 ns, consistent with [20].
Although the separation of theDbt component of NCP was successfully demonstrated through
the ﬁtting of the multi-frequency ICP data, it is important to note that a potential Dit com-
ponent associated with interface traps located at energy levels aligned with the In0.53Ga0.47As
conduction, [33], may still lead to an overestimation of Ninv. However, the integration of the
total trap density vs energy proﬁle obtained in Chapter 4 [Figure 4.6(b), page 83], across a ∆E
corresponding to a Vg sweep going from 0.5 to 2 V, yielded a trap density of ∼ 4.4 × 1012 /cm2.
This value is in close agreement with the value of 4.9 × 1012 /cm2 obtained by subtracting the
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N0bt values obtained using the multi-frequency method for Vpeak = 2 V and 0.5 V (Table 5.1).
This provide a strong evidence that most of the traps located at energy levels aligned with the
In0.53Ga0.47As conduction could be border traps in these devices. It also suggests that the Ninv
extracted by multi-frequency ICP represents a good estimate of the true Ninv.
The multi-frequency ICP technique was demonstrated to be an eﬀective approach for the
characterization of border traps and the extraction of Ninv. However, this approach suﬀers from
one limitation: the very large number of measurements required to obtain a full Ninv vs Vg curve.
For instance, obtaining the data shown in Figure 5.9 required the measurement of NCP_SD,
NCP_S andNCP_D (Figure 5.1) at 13 diﬀerent f , representing a total of 39 measurements. Such
a large number of measurements makes this approach diﬃcult to implement without stressing
the devices, especially when low f are required to investigate the full Dbt response.
5.3.2 Id-Vg Measurements
5.3.2.1 Pulse Id-Vg Measurements and Series Resistance Extraction
Figure 5.11 compares the pulsed and DC Id-Vg measurements performed at a drain-to-source
voltage (Vds) of 50 mV on a device featuring a channel length (L) of 1 µm and a channel width
(W ) of 50 µm. The rise time (tr) and fall time (tf ) of the pulsed Id-Vg measurement were set to 10
ns. It is noted that the pulsed measurement resulted in a ∼ 10% increase in the maximum drain
current, consistent with a charge trapping process within the Al2O3 gate oxide. As the presence
of fast border traps was demonstrated, we speculate that higher f or lower D may reveal an
even higher maximum drain current. Unfortunately, our pulsed I-V setup does not allow such
measurement conditions. Additional pulsed and DC Id-Vg measurements were performed on
devices with channel lengths of 2, 3, 5, 10 and 20 µm in order to extract S/D resistance (RSD)
values of 49 Ω and 59 Ω, respectively [inset Figure 5.11].
5.3.2.2 Low Temperature DC Id-Vg Measurements and Series Resistance Extraction
The eﬀect of reducing T in DC Id-Vg measurements is illustrated in Figure 5.12. The VT shifts
towards more positive values as T reduces, consistent with Figure 5.4(b). A zero-temperature
coeﬃcient (ZTC) point at Vg = 2.15 V is observed. The inset of Figure 5.12 shows that RSD
increases when T is reduced. This is consistent with an incomplete ionization of the S/D dopant
increasing as T reduces [34].
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Figure 5.11: Comparison of the pulse and DC Id-Vg characteristics performed on a 1-µm-channel-
length device at a drain-to-source voltage (Vds) of 50 mV. The rise time (tr) and fall time (tf ) of
the pulse measurement were set to 10 ns. Inset: Rtotal (= Vds/Id) vs channel length (L) at a gate
voltage (Vg) of 2.5 V. The intercept on the y-axis yields the source and drain series resistance
(RSD).
Figure 5.12: DC Id-Vg characteristics measured over a range of temperature (T ) going from 4
K to 292 K on a 10-µm-channel-length device at a drain-to-source voltage (Vds) of 50 mV. A
zero-temperature coeﬃcient (ZTC) point is observed. Inset: Source and drain series resistance
(RSD) as a function of temperature (T ).
108
Chapter 5. Investigation of Border Traps and Mobility
Figure 5.13: Eﬀective mobility (µeff ) vs inversion charge (Ninv) extracted using ICP at a fre-
quency (f) of 1 MHz and a duty cycle (D) ranging from 50% to 5% and multi-frequency ICP.
Excellent agreement is obtained between the µeff extracted from Split C-V (f = 1 MHz, T
= 292 K) and that extracted by ICP (f = 1 MHz, D = 50%). The experimental µeff values
(symbols) were ﬁtted with the empirical model reported in [37].
5.3.3 Comparison of the Eﬀective Mobility Extracted from the Inversion-
Charge Pumping, Multi-frequency Inversion-Charge Pumping and Low
Temperature Split C-V Methods
Figure 5.13 compares the µeff extracted from ICP (f = 1 MHz, varied D), multi-frequency ICP
and Split C-V (f = 1 MHz, T = 292 K). Excellent agreement between the ICP at D = 50%
and split C-V was obtained. As the Dbt contribution to NCP is reduced due to a reduction in
D, µeff at low Ninv increases signiﬁcantly. A peak µeff of 2850 cm2/V.s at a low Ninv of 7
× 1011 cm2/V.s was obtained from multi-frequency ICP. However, a strong Ninv dependence is
also observed as µeff rapidly drops down to ∼ 600 cm2/V.s at Ninv = 1 × 1013 /cm2. This
strong Ninv dependence is consistent with a µeff dominated by surface roughness at high Ninv,
in agreement with [16, 35, 36].
As the µeff degradation mechanism due to surface roughness is typically independent of T ,
we extracted µeff from Split C-V (f = 1 MHz) measurements performed over a range of T going
from 292 K to 35 K (Figure 5.14). While an increase in µeff is observed for Ninv < 4 × 1012 /cm2
as T reduces, consistent with the reduction of the Dit contribution to Ninv at lower T discussed
in paragraph 5.3.1.1.2 and also reported in [16], it is very clear that µeff remains independent
of T for Ninv > 4 × 1012 /cm2. This temperature independence and strong Ninv dependence
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Figure 5.14: Eﬀective mobility (µeff ) vs inversion charge (Ninv) extracted using split C-V at a
frequency (f) of 1 MHz for a range of temperature (T ) going ranging from 292 K to 35 K. The
experimental µeff values (symbols) were ﬁtted with the empirical model reported in [37].
represent a strong evidence that µeff is dominated by surface roughness at high Ninv. However,
the µeff extracted from split C-V at T = 35 K still remained lower than that extracted with
the ICP (D = 5%) and multi-frequency ICP methods.
5.3.4 Modeling of Eﬀective Mobility
In order to gain further insight in the mechanisms involved in the µeff degradation, we ﬁtted the
extracted µeff using the empirical model reported in [37], where the phonon scattering mobility
(µph), the surface roughness scattering mobility (µsr), the Coulomb scattering mobility (µC) and
the total mobility (µtot) are expressed in Equations 5.7, 5.8, 5.9, and 5.10, respectively:
µph = A.N
−0.3
inv .T
−1.75 (5.7)
µsr = B.N
β
inv (5.8)
µC = C.N
γ
inv (5.9)
1/µtot = 1/µph + 1/µsr + 1/µC (5.10)
The parameters A, B, β, C and γ were adjusted to ﬁt the experimental µeff extracted
from ICP (f = 1 MHz, varied D), multi-frequency ICP and split C-V (f = 1 MHz, varied T ).
As indicated by the T−1.75 dependence of µph, phonon scattering becomes negligible at low T .
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Therefore, we ﬁrst ﬁtted the high Ninv part of the µeff curve extracted from split C-V at T =
35 K in order to obtain the coeﬃcients B = 6.5 × 1015 and β = -1 that deﬁne µsr. It is noted
that, although surface roughness generally shows a N−2inv dependence, a N
−0.7
inv dependence was
reported in [36] for Al2O3/InxGa1-xAs MOSFETs. We then obtained a γ of 1.3 for µC by ﬁtting
the low Ninv part of the curve. We then ﬁtted µeff over a range of T going from 35 K to 292 K
to obtain a coeﬃcient A of ∼ 4 × 1012 for µph, which was found to be higher than 104 cm2/V.s
and have no signiﬁcant impact on µeff , consistent with [35, 36]. The coeﬃcient C of for µC was
adjusted in order to account for the reduction of the Dit contribution to NCV at lower T . The
same model was also used to ﬁt the ICP (f = 1 MHz, varied D) and multi-frequency ICP data,
as shown in Figure 5.13. A simple adjustment of µC was found to be suﬃcient to obtain good
ﬁttings (Figure 5.15).
The approach presented in Chapter 4 was used in a parallel study to remove the contribution
of traps aligned with the In0.53Ga0.47As conduction band to a NCV measured by split C-V [35].
This enabled to extract Ninv and µeff and perform ﬁrst-principles theoretical calculations [the
calculations were performed by T. P. O'Regan (Tyndall)] in order to investigate the scattering
mechanisms responsible for the µeff degradation. This analysis yielded results comparable to the
results obtained with the multi-frequency ICP approach. Moreover, the theoretical calculations
predicted a surface root mean square (RMS) roughness of 1.95 nm on the In0.53Ga0.47As channel.
5.3.5 Analysis of the Surface Roughness of the Channel
RMS surface roughness measurements were obtained by atomic force microscopy (AFM) on a
set of diﬀerent samples in order to conﬁrm the results obtained from the ﬁtting of the electrical
data and to identify the process step responsible for the high roughness of the In0.53Ga0.47As
surface. As listed in Table 5.2, the unpassivated sample [Figure 5.16(a)], the (NH4)2S surface-
passivated sample and the dilute-HF-dipped p-In0.53Ga0.47As samples revealed low RMS surface
roughness values of 0.21 ± 0.07 nm, 0.23 ± 0.04 nm and 0.21 ± 0.07 nm, respectively. However,
a signiﬁcantly high RMS surface roughness (1.95 ± 0.28 nm) was observed on the device sample,
exposed to surface passivation, ALD of Al2O3, activation anneal at 600◦C for 15 sec and Al2O3
removal using dilute HF [Figure 5.16(b)]. This conﬁrms the result obtained from the ﬁtting of the
µeff vs Ninv curves (Figure 5.13 and Figure 5.14) and suggests an RMS surface roughness increase
following activation anneal at 600◦C for 15 sec. We speculate that the As atoms desorbed from
surface during the S/D activation anneal, leading to the formation of Ga aggregates [Figure 5.16].
The aggregates formation is very signiﬁcant and the formation mechanisms warrant further
investigation.
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Figure 5.15: Scattering components obtained from the ﬁtting of the eﬀective mobility (µeff )
vs inversion charge (Ninv) curves extracted from ICP (f = 1 MHz, D = 50%) and multi-
frequency (M-F) ICP. The phonon scattering mobility, the surface roughness scattering mobility,
the Coulomb scattering mobility and the total mobility are noted µph, µsr, µC , and µtot, respec-
tively. While the same µph and µsrwere used to ﬁt both curves, µC was adjusted to account for
the removal of the border trap contribution to the total pumped-charged density (NCP ).
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Table 5.2: RMS surface roughness extracted from AFM measurements. The quoted value repre-
sents the mean from at least three measurements at separate locations (each on a 1 µm × 1 µm
scan area) and the uncertainty is given by the standard deviation.
Sample Treatment RMS (nm)
1 Unpassivated 0.21 ± 0.07
2 10% (NH4)2S (20 min) 0.23 ± 0.04
3 dilute HF (20 s) 0.21 ± 0.05
4 10% (NH4)2S (20 min)/ALD Al2O3/RTA (600◦C, 15 s)/dilute HF (20 s) 1.95 ± 0.28
Figure 5.16: AFM topography data of (a) the unpassivated p-In0.53Ga0.47As surface and (b)
the p-In0.53Ga0.47As surface after 10% (NH4)2S pasivation for 20 min, 10 nm Al2O3 deposition
by ALD, implant activation at 600◦C for 15 s and ﬁnally Al2O3 etch using dilute HF. Both
measurements were taken over a 1 µm × 1 µm area. The AFM measurements were performed
by M. Burke (Tyndall).
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5.4 Conclusion
We applied the ICP method to extract the µeff of surface-channel Al2O3/In0.53Ga0.47As MOS-
FETs. We adjusted the ICP measurement parameters in order to minimize the impact of Dit
and Dbt on the measured Ninv. The Vbase minimized the Dit response, while the duty cycle (D)
was used to reduce the Dbt response. We proposed a multi-frequency ICP technique to inves-
tigate the Dbt response. The investigations suggested a discrete σ value of ∼ 4.5 × 10-21 cm2,
consistent with a very narrow spatial distribution of border traps located very close (∼ 1.5 Å) to
the Al2O3/In0.53Ga0.47As interface. Although a peak µeff of ∼ 2850 cm2/V.s was extracted at
a low Ninv of 7 × 1011 /cm2 using the multi-frequency ICP technique, a sharp drop in µeff was
observed at higher Ninv due to a dominant surface roughness scattering mechanism. This was
conﬁrmed by the lack of T dependence observed in the µeff at Ninv > 4 × 1012 /cm2 obtained
by split C-V measurements performed over a range of T going from 292 K to 35 K along with
the high RMS surface roughness of 1.95 ± 0.28 nm measured by AFM on the In0.53Ga0.47As
surface. Finally, the AFM measurements identify the S/D activation anneal process (600◦C for
15 s) as being the cause of high In0.53Ga0.47As surface roughness.
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Chapter 6
Impact of Channel Thickness on
Junctionless MOSFET Performance
6.1 Introduction
The junctionless device concept for silicon on insulator (SOI) metal-oxide-semiconductor ﬁeld-
eﬀect transistors (MOSFETs), ﬁrst introduced by Colinge et al. in 2010 [1], has demonstrated
considerable gains in terms of process simplicity when compared to conventional inversion-mode
MOSFETs. While the original devices featured near-ideal subthreshold slope and extremely
low OFF-state current, further work demonstrated an increase in ON-current through the use
of strain-induced mobility enhancement techniques [2]. To extend on this work, we propose to
apply the junctionless device concept to a III-V structure. The following reasons suggest that
the junctionless device concept could be particularly well suited to III-V structures:
1. The high donor doping concentration (Nd) required in the channel of a junctionless MOS-
FET is less problematic for In0.53Ga0.47As than it is for Si. Indeed, the bulk electron
mobility in Si is 100 cm2/V.s at Nd = 1 × 1019 /cm3 [3], while that in In0.53Ga0.47As is
∼ 4000 cm2/V.s at a similar Nd level [4].
2. The junctionless architecture circumvents the diﬃculties associated with the implantation
[5, 6] or regrowth [7, 8] techniques generally used to form the source and drain (S/D) regions
of III-V inversion-mode MOSFETs.
The objective of this work is to implement the junctionless device concept in a planar III-
V structure, where the SiO2 of the SOI in [1] is replaced by a wide bandgap p-In0.52Al0.48As
barrier layer with a low acceptor doping concentration (Na), in order to study the impact of the
In0.53Ga0.47As channel thickness (tInGaAs) on the device performance.
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Figure 6.1: In0.53Ga0.47As channel thickness (tInGaAs) vs In0.53Ga0.47As channel doping (Nd).
The calculated maximum depletion width (Wmaxd ) yields the boundary between the fully depleted
and non-fully depleted device structure. The 20 nm tInGaAs limit, where severe eﬀective electron
mobility (µeff ) degradation is reported [10], and the set of tInGaAs (32, 24, 20, 16 and 12 nm)
vs Nd (9 × 1017 /cm3) parameters corresponding to the fabricated devices are also indicated.
To obtain a planar junctionless In0.53Ga0.47As MOSFET featuring a high ON-current (ION )
and a low OFF-current (IOFF ), the In0.53Ga0.47As channel Nd and tInGaAs need to be carefully
selected. Indeed, a high Nd is required to obtain a high ION and a good source and drain (S/D)
contact resistance [9]. However, since the channel has to be fully depleted of carriers for the
device to be switched oﬀ, a low IOFF will only be achieved if the channel thickness is thinner
than the maximum depletion width (Wmaxd ), which given by:
Wmaxd = 2.
√
s.kB.T.ln(Nd/ni)
q2.Nd
(6.1)
where s is the semiconductor dielectric constant, kB is the Boltzmann constant, T is the
temperature, ni is the intrinsic carrier concentration and q is the charge of an electron. The
Wmaxd boundary between the fully depleted and non-fully depleted structures is shown in Fig-
ure 6.1. One additional parameter to take into account when designing planar junctionless III-V
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Figure 6.2: Quasi-static capacitance-voltage (C-V ) characteristics obtained for Pd/Al2O3/n-
In0.53Ga0.47As/p-In0.52Al0.48As/p-InP structures using a self-consistent Poisson-Schrödinger
solver. The structures featured In0.53Ga0.47As channel thicknesses (tInGaAs) of 32, 24 and 16
nm and an In0.53Ga0.47As channel doping (Nd) of 9 × 1017 /cm3. A ﬂat-band capacitance (Cfb)
of 0.52 µF/cm2 and ﬂat-band voltage (Vfb) of 0.2 V were obtained. It is noted that the dotted line
inversion response of the quasi-static C-V curves will not be typically observed experimentally
in a multi-frequency C-V .
MOSFETs is the severe eﬀective electron mobility (µeff ) degradation observed in devices with
sub-20 nm In0.53Ga0.47As channel thickness [10]. With this in mind, we varied tInGaAs for a ﬁxed
Nd value in order to investigate the behavior of fully depleted devices.
To assist in the device analysis, self-consistent Poisson-Schrödinger calculations [11] were
performed for ideal Pd/Al2O3/n-In0.53Ga0.47As/p-In0.52Al0.48As/p+-InP device structures. In
the calculations, the work function (Wf ) of Pd on Al2O3, the Al2O3 ﬁlm thickness (tox) and the
Al2O3 k -value were set to 4.7 eV [12], 8.5 nm (see section 6.3) and 8.6 [6, 13, 14], respectively.
The only parameter that was manually adjusted was the Nd in the In0.53Ga0.47As channel. The
adjustment procedure, which yielded a Nd value of 9 × 1017 /cm3 (Wmaxd ∼ 34.5 nm), will be
presented in sub-section 6.4.3. It is noted that we could not extract Nd from the minimum
capacitance (Cmin) of the high-frequency capacitance-voltage (C-V ) characteristic of the device
metal-oxide-semiconductor (MOS) gate stack since tInGaAs < Wmaxd .
Figure 6.2 compares the quasi-static (Q-S) C-V characteristics calculated for tInGaAs values of
100, 32 and 24 nm. The calculations revealed a ﬂat-band capacitance (Cfb) of 0.52 µF/cm2 along
with a ﬂat-band voltage (Vfb) of 0.2 V. For tInGaAs= 100 nm (> Wmaxd ) the quasi-static C-V
characteristic presents the expected shape of an n-type MOS structure: a decreasing capacitance
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Figure 6.3: Conduction band diagrams of Pd/Al2O3/n-In0.53Ga0.47As/p-In0.52Al0.48As/p-InP
structures obtained from self-consistent Poisson-Schrödinger calculations. Diagrams of a 32-
nm-thick In0.53Ga0.47As channel device showing (a) the ﬂat-band and (b) the fully depleted
conditions. The Fermi level needs to move 0.07 eV above the conduction band edge (EC) to reach
ﬂat-band and 0.54 eV below EC to reach full depletion. Diagrams of a 24-nm-thick In0.53Ga0.47As
channel device showing (c) the ﬂat-band and (d) the fully depleted conditions. The Fermi level
needs to move 0.07 eV above EC to reach ﬂat-band and 0.31 eV below EC to reach full depletion.
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Figure 6.4: (a) Energy range required to move from ﬂat-band to full depletion as a func-
tion of In0.53Ga0.47As channel thickness (tInGaAs). The values were obtained from self-
consistent Poisson-Schrödinger calculations. (b) Comparison of the Dit values reported for
Al2O3/In0.53Ga0.47As MOS structures [1526].
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going from accumulation (Vg > Vfb) to depletion (VT < Vg < Vfb), a Cmin set by Nd and a
sharp increase in capacitance going from depletion to inversion (Vg < VT ). However, for tInGaAs
= 32 and 24 nm (< Wmaxd ), the curves feature a Cmin falling down to a negligible value of
∼ 30 nF/cm2, consistent with fully depleted structures. This comparison also highlights the
fact that a thinner In0.53Ga0.47As channel requires a smaller Vg sweep to move from ﬂat-band
(ON-state) to fully depleted (OFF-state) and vice versa, which is highly desirable for low power
device applications. A second advantage arising from the scaling of tInGaAs can be observed on
the band diagrams of the 32 and 24-nm-thick In0.53Ga0.47As channel devices shown in Figure 6.3.
At ﬂat-band [Figure 6.3(a) and (c)], the Fermi levels in both devices are located 0.07 eV above
the conduction band. However, to reach full depletion in the 32-nm-thick In0.53Ga0.47As channel
device, the Fermi level has to move 0.54 eV below the conduction band edge (EC) [Figure 6.3(b)]
while it only has to move 0.31 eV below EC in the 24-nm-thick In0.53Ga0.47As channel device
[Figure 6.3(d)]. From Figure 6.4(a), it is clear that the range of energy required to move from
ﬂat-band to fully depleted scales with tInGaAs. The review of the Dit energy proﬁle reported for
Al2O3/In0.53Ga0.47As MOS structures [1526] [Figure 6.4(b)] shows that this trend is particularly
advantageous to Al2O3/In0.53Ga0.47As MOS devices. Indeed, while Dit values in the low-1011 to
mid-1012 /cm2.eV are generally reported for the upper part of the In0.53Ga0.47As bandgap, much
higher Dit values in the 1013 /cm2.eV range are observed in the lower part of the In0.53Ga0.47As
bandgap 1. Consequently, we propose to scale tInGaAs in order to avoid device operation in the
lower part of the In0.53Ga0.47As bandgap and, therefore, achieve better switching performance.
6.2 Channel Thinning by Digital Etching
Figure 6.5 shows a diagram and a transmission electron microscopy (TEM) cross-section image of
the n-In0.53Ga0.47As (32 nm)/p-In0.52Al0.48As (500 nm) device structure grown by metal-organic
vapor phase epitaxy (MOVPE) on p+-InP substrates. The nominal doping was 2 × 1018 /cm3
in the in the n-In0.53Ga0.47As and 8 × 1015 /cm3 in the p-In0.52Al0.48As. We used a 10% H2O2 /
10% HCl digital etch (DE) process [27] for the thinning of the n-In0.53Ga0.47As channel. The DE
was characterized in terms of etch rate and surface roughness directly on the device structure.
Spectroscopic ellipsometry (SE) measurements were performed to monitor the In0.53Ga0.47As
etch rate and thickness (Figure 6.6). SE enables direct extraction of ﬁlm thicknesses of multi-
layer structures through the ﬁtting of the amplitude ratio and phase shift components measured
upon reﬂection over a wide range of wavelength going from 245 nm to 1690 nm. The excellent
agreement obtained between the TEM (Figure 6.5) and SE measurements performed before DE
(Figure 6.6) validates the SE measurement technique. A DE rate of 0.8 nm/cycle was extracted
1It is noted that a prominent peak located at around mid-gap can also be observed, depending on the
In0.53Ga0.47As surface preparation and Al2O3 deposition techniques employed.
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Figure 6.5: Diagram and cross-section transmission electron microscopy (TEM) image of the
MOVPE grown n-In0.53Ga0.47As (32 nm)/p-In0.52Al0.48As (500 nm)/p+-InP wafer structure used
for the digital etch (DE) process characterization and for the device fabrication.
Figure 6.6: In0.53Ga0.47As channel thinning using a H2O2/HCl digital etch (DE) process [27].
Excellent agreement between spectroscopic ellipsometry (SE) and TEM (Figure 6.5) measure-
ments was obtained prior to DE. An etch rate of 0.8 nm/cycle was extracted from the linear ﬁt.
The R2 = 0.999 of the linear ﬁt conﬁrms the excellent control of the In0.53Ga0.47As etch rate.
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Figure 6.7: Atomic force microscopy (AFM) topography data of n-In0.53Ga0.47As (a) before
digital etch (DE) and after (b) a 10-cycle, (c) a 15-cycle and (d) a 20-cycle DE. The measurements
were taken over 1 µm × 1 µm scan areas. The AFM measurements were performed by M. Burke
(Tyndall).
Table 6.1: Root mean square (RMS) surface roughness data from AFM measurements taken
on n-In0.53Ga0.47As before digital etch (DE) and after a 10-cycle, 15-cycle and 20-cycle (DE)
(Figure 6.7). The quoted values represent the mean, maximum and minimum from four mea-
surements at separate locations (each on a 1 µm × 1 µm scan area). The uncertainties on the
mean values are given by the standard deviation.
RMS No Etch DE Cycles
10 15 20
Mean (nm) 0.20 ± 0.01 0.21 ± 0.01 0.25 ± 0.01 0.28 ± 0.01
Max. (nm) 0.20 0.23 0.26 0.31
Min. (nm) 0.19 0.20 0.24 0.27
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from the linear ﬁt of the SE measurements vs number of etch cycles. The R2 of 0.999 conﬁrms the
excellent control of the In0.53Ga0.47As etch rate. It is noted that SE provides a more direct and
more accurate alternative to the procedure reported in [28] for a similar process characterization.
Atomic force microscopy (AFM) topography data were acquired before DE [Figure 6.7(a)] and
after 10-cycle [Figure 6.7(b)], 15-cycle [Figure 6.7(c)] and 20-cycle [Figure 6.7(d)] DE in order to
investigate the impact of DE on the In0.53Ga0.47As surface roughness. The corresponding root
mean square (RMS) surface roughness values are listed in Table 6.1 in terms of mean, maximum
and minimum values, obtained from four measurements at separate locations. The mean RMS
surface roughness gradually increases from 0.20 ± 0.01 nm before DE to 0.28 ± 0.01 nm after a
20-cycle DE, in line with [28].
6.3 Fabrication of Planar Gate-enclosed Junctionless MOSFETs
Five samples consisting of a 32-nm-thick n-In0.53Ga0.47As on a 500-nm-thick p-In0.52Al0.48As (Na
= 8 × 1015 /cm3) barrier grown by MOVPE on p+-InP substrates (Figure 6.5) were dedicated to
the study of the impact of tInGaAs on the performance of junctionless In0.53Ga0.47As MOSFETs.
Although aNd of 2 × 1018 /cm3 was targeted for the In0.53Ga0.47As channel, our analysis revealed
a Nd of 9 × 1017 /cm3 (see sub-section 6.4.3). As already mentioned in section 6.1 (122), the
Nd could not be measured experimentally. Moreover, no dopant calibration run was performed
prior to the growth of the structure. While devices were fabricated directly on the ﬁrst sample
(tInGaAs = 32 nm), additional DEs were performed on the 4 remaining samples to thin down the
top In0.53Ga0.47As layers prior to device fabrication. The numbers of etch cycles were adjusted
in order to obtain tInGaAs = 24, 20, 16 and 12 nm. A non-self-aligned gate-enclosed layout was
employed to simplify the fabrication process ﬂow of the planar junctionless MOSFETs. A surface
passivation in 10% (NH4)2S for 30 min [16, 21] was performed before atomic layer deposition
(ALD) of an 8.5-nm-thick Al2O3 gate oxide ﬁlm [Figure 6.8(a)]. It is noted that the tox of 8.5
nm was measured directly on the device samples by SE. A 200-nm-thick Pd gate was formed by
e-beam evaporation and lift-oﬀ [Figure 6.8(b)]. The Al2O3 on the S/D contact areas was etched
in dilute HF [Figure 6.8(c)]. A 20 sec surface treatment in 10% NH4OH was performed prior to
S/D contact formation by e-beam evaporation of a Au (14 nm)/Ge (14 nm)/Au (14 nm)/Ni (11
nm)/Au (200 nm) stack [29] and lift-oﬀ [Figure 6.8(d)].
The fabricated gate-enclosed junctionless In0.53Ga0.47As MOSFETs featured a drain radius
(rd), a gate inner radius (ring ), a gate outer radius (r
out
g ) and source radius (rs) are 35, 45, 105
and 135 µm, respectively [Figure 6.8(e)].
128
Chapter 6. Impact of Channel Thickness on Junctionless MOSFET Performance
Figure 6.8: Fabrication process ﬂow of planar Gate-enclosed Junctionless In0.53Ga0.47As MOS-
FETs including (a) 10% (NH4)2S for 30 min passivation [16, 21] prior to ALD Al2O3, (8.5 nm),
(b) Pd (200 nm) gate lift-oﬀ, (c) Al2O3 etch in dilute HF for S/D contact opening and (d) 10%
NH4OH for 20 sec surface treatment followed by Au (14 nm)/Ge (14 nm)/Au (14 nm)/Ni (11
nm)/Au (200 nm) [29] S/D contact lift-oﬀ. (e) Cross-section diagram of a gate-enclosed junc-
tionless MOSFET architecture. The drain radius (rd), gate inner radius (ring ), gate outer radius
(routg ) and source radius (rs) are 35, 45, 105 and 135 µm, respectively.
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Figure 6.9: Id-Vds output characteristic of a planar gate-enclosed junctionless In0.53Ga0.47As
MOSFET featuring a 24-nm-thick In0.53Ga0.47As channel. A (W/L)eff of 7.41 was used for the
W/L normalization of Id.
6.4 Analysis of Planar Gate-enclosed Junctionless MOSFETs
6.4.1 Impact of Channel Thickness on Device Performance
Figure 6.9 shows a well behaved Id-Vds output characteristic obtained for a planar gate-enclosed
junctionless In0.53Ga0.47As MOSFET featuring a 24-nm-thick In0.53Ga0.47As channel. The out-
put characteristic is normalized to W/L = 1 using [30]:
(W/L)eff = 2.pi.[ln(r
out/rin)]−1 (6.2)
A (W/L)eff of 7.41 was obtained based on the device dimensions shown in Figure 6.8(e).
The normalized (measured) drive current at Vg = 0.5 V and Vds = 1 V is 260 µA/µm (1.93 mA).
Figure 6.10 compares the Id-Vg characteristics measured at a Vds = 50 mV on devices featuring
a tInGaAs of 32, 24, 20, 16 and 12 nm. The Id-Vg transfer characteristics are plotted in log scale to
highlight the ION/IOFF 2 and subthreshold swing (SS) of each device. The 20-nm-thick channel
device exhibits the highest ION/IOFF (1.5 × 105) [Figure 6.11]. It is interesting to note that for
tInGaAs < 20 nm the ION/IOFF reduces due to a degradation of the ION , while for tInGaAs >
20 nm the ION/IOFF reduces due to an increase in IOFF . Moreover, scaling tInGaAs fom 24 nm
2ION/IOFF is deﬁned here as the ratio between the maximum and minimum drain currents, irrespective of
the gate voltage swing.
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Figure 6.10: Id-Vg transfer characteristics measured at Vds = 50 mV on planar gate-enclosed
junctionless In0.53Ga0.47As MOSFETs with tInGaAs = 32, 24, 20, 16 and 12 nm. A (W/L)eff of
7.41 was used for the W/L normalization of Id.
to 16 nm reduces the SS from 178 mV/dec. to 115 mV/dec. [Figure 6.11]. We suggest that the
severe degradation of the ION in the 12-nm-thick In0.53Ga0.47As channel device is responsible for
the change of trend of SS going from a tInGaAs value of 16 nm to a value of 12 nm. It is noted
that the SS of the 32-nm-thick In0.53Ga0.47As channel device could not be extracted due to an
excessive IOFF .
The I-V characteristic of the n-In0.53Ga0.47As/p-In0.52Al0.48As heterojunction diode pre-
sented in Figure 6.12 indicates a forward to reverse bias current ratio of 4 × 107. This suggests
excellent junction isolation and, therefore, rules out the substrate leakage as the cause of high
IOFF in the 32-nm-thick In0.53Ga0.47As channel device.
Figure 6.13(a) shows the Cgc-Vg characteristic3 of a 32-nm-thick In0.53Ga0.47As-channel device
measured at a frequency of 1 MHz. The measured capacitance of ∼ 0.2 µF/cm2 a Vg = -2 V
indicates that the device is not fully depleted. We compared this capacitance value to the
calculated theoretical Cmin for a range of Nd values [inset Figure 6.13(a)]. The calculations
revealed that a capacitance of 0.2 µF/cm2 can only be achieved for Nd < 1.1 × 1018 /cm3.
This represents an important ﬁnding that gives further conﬁdence in the Nd extraction that will
be presented in sub-section 6.4.3. Figure 6.13(b) compares the evolution of the experimental
3The Cgc-Vg characteristic was obtained using a measurement conﬁguration where the source and drain ter-
minals are shorted and connected to the high of the impedance meter, the gate terminal is connected to the low
and the substrate is left ﬂoating.
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Figure 6.11: (a) ION/IOFF vs tInGaAs. The best ION/IOFF value of 1.5 × 105 was obtained
with tInGaAs = 20 nm. For tInGaAs > 20 nm, ION/IOFF is degraded due to an increase in IOFF .
For tInGaAs < 20 nm, the ION/IOFF is degraded due to a decrease in ION . (b) Subthreshold
swing (SS) vs tInGaAs. SS scaling with tInGaAs observed for tInGaAs reducing from 24 nm to 16
nm. The lowest SS (115 mV/dec.) was obtained with tInGaAs = 16 nm.
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Figure 6.12: I-V characteristic of a n-In0.53Ga0.47As/p-In0.52Al0.48As heterojunction diode fab-
ricated on the wafer structure shown in Figure 6.5. More than 7 orders of magnitude between
the forward and reverse current is observed, indicating excellent junction isolation
and ideal EF -EC vs Vg curves, which suggest that the Fermi level is pinned ∼ 0.45 eV below
EC . This is consistent with high Dit levels towards the lower part of In0.53Ga0.47As bandgap
[Figure 6.4(b)]. This Fermi level pinning prevents the 32-nm-thick In0.53Ga0.47As-channel device
from reaching full depletion, in agreement with the high IOFF observed in the device Id-Vg
characteristic shown in Figure 6.10.
6.4.2 Density of Interface Traps
Figure 6.14(a) shows a multi-frequency Cgc-Vg characteristic of a device featuring a 24-nm-thick
In0.53Ga0.47As channel. The sharp drop of capacitance down to a Cmin of ∼ 40 nF/cm2 conﬁrms
that the device is fully depleted at Vg < -0.8 V. In the Vg range going from -0.5 V to 0 V (towards
accumulation), a very low frequency dispersion is observed, suggesting a lowDit in the upper part
of the In0.53Ga0.47As bandgap. A Dit proﬁle [Figure 6.14(b)] was obtained from the conductance
method [31] applied to the capacitance and conductance data shown in Figure 6.14(a) and for an
oxide capacitance Cox of 0.895 µF/cm2. The inset of Figure 6.14(a) shows the evolution of the
peak of conductance normalized to the angular frequency (G/ω) across the Vg range where the
conductance method is applicable. As the frequency increases from 400 Hz to 100 kHz, the G/ω
peak reduces and moves from -1.4 V to -0.8 V, consistent with a reducing Dit going from the
middle of the In0.53Ga0.47As bandgap towards conduction band edged. This trend was conﬁrmed
by the Dit proﬁle obtained from the high-low method applied to the 100 kHz (high)4 and 100
4It is noted that a Cgc-Vg trace measured at a frequency of 1 MHz would have provided a better approximation
of the true high-frequency response. Due to the large series resistance (Rseries) arising from the use of a very thin
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Figure 6.13: (a) Cgc-Vg characteristics measured at a frequency of 1 MHz on planar gate-enclosed
junctionless In0.53Ga0.47As MOSFETs with tInGaAs = 32 nm. Inset: Calculated minimum ca-
pacitance (Cmin) vs In0.53Ga0.47As doping (Nd). A measured Cmin of ∼ 0.2 µF/cm2 at Vg =
-2 V suggests a Nd < 1.1 × 1018 /cm3. (b) Fermi level position at the Al2O3/In0.53Ga0.47As
interface in an ideal and in the fabricated devices. In the fabricated device, the Fermi level is
pinned above EF−EC = -0.54 eV [Figure 6.3(b)], preventing the full depletion of the 32-nm-thick
In0.53Ga0.47As channel.
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Figure 6.14: (a) Multi-frequency Cgc-Vg characteristic of a 24-nm-thick In0.53Ga0.47As channel
device showing low frequency dispersion near accumulation. The low Cmin of ∼ 40 nF/cm2 sug-
gests full depletion at Vg < -1 V. Inset: Evolution of the conductance peak normalized to angular
frequency (G/ω). (b) Comparison of the conductance and high-low methods for the extraction
of the density of interface traps (Dit). Inset: Fermi level position at the Al2O3/In0.53Ga0.47As
interface in an ideal and in the fabricated devices. In the fabricated device, the Fermi level
reaches EF -EC = -0.3 eV at Vg = -1 V, demonstrating the full depletion of the 24-nm-thick
In0.53Ga0.47As channel.
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Hz (low) capacitance traces shown in Figure 6.14(a). It is noted that the presence of a peak
at ∼ -1.4 V in the 100 Hz capacitance response suggests a Dit response rather than a minority
carrier response, providing more conﬁdence in the Dit extraction using the high-low method [16].
The inset of Figure 6.14(b) shows the Fermi level position at the Al2O3/In0.53Ga0.47As interface
as a function of Vg in an ideal and in the fabricated 24-nm-thick In0.53Ga0.47As channel device.
In contrast to the case of the 32-nm-thick In0.53Ga0.47As channel device, the Fermi level in the
24-nm-thick In0.53Ga0.47As channel device can be moved below the energy level required to reach
full depletion (i.e.: EF -EC = -0.31 eV [Figure 6.3(d)]), in agreement with the good ION/IOFF of
3.3 × 104 obtained with tInGaAs = 24 nm [Figure 6.11(a)]. The reasonably low Dit values of 1.3
× 1012 to 5.2 × 1012 /cm2.eV obtained within the 0.3 eV energy range below EC suggest that
the DE process does not signiﬁcantly degrade the Al2O3/In0.53Ga0.47As interface .
6.4.3 Surface Carrier Concentration, Substrate Doping and Dark Space
Figure 6.15(a) compares the 100-kHz Cgc-Vg characteristics measured on the 24, 20 and 16-nm-
think In0.53Ga0.47As channel devices. The theoretical Cfb obtained from the calculation was used
in conjunction with the experimental Cgc-Vg characteristics in order to extract a ﬂat-band voltage
of 0 V. The total surface charge density at ﬂat-band (Ntot), including the surface carrier density
at ﬂat-band (Ns) along with aDit contribution, was obtained by integrating the experimental Cgc
curve across a Vg range where the device goes from full depletion to ﬂat-band [Figure 6.15(b)].
Following the calculation of Ntot, we extracted the free charge density in the conduction band (=
Ns) by subtracting to the integrated Dit integrated across the energy range of operation of the
device from Ntot. This procedure was performed for tInGaAs = 24, 20 and 16 nm [Figure 6.15(b)].
We also calculated the theoretical Ns at ﬂat-band for a range of tInGaAs and Nd [Figure 6.15(b)].
An excellent match was obtained between the experimental Ns and the theoretical Ns for Nd =
9 × 1017 /cm3.
We extrapolated the curves obtained from the calculations in order to show the x -intercepts,
which represent the amount of surface depletion (dark space) arising from quantum-mechanical
eﬀects pushing the carriers away from the top and bottom interfaces. This eﬀect is more signiﬁ-
cant in an Al2O3/In0.53Ga0.47As/In0.52Al0.48As structure than in a SiO2/SOI structure. Indeed,
a total dark space thickness accounting for the top and bottom interfaces (tdark) of 7.5 nm is
extracted for the Al2O3/In0.53Ga0.47As/In0.52Al0.48As structure with a channel Nd of 9 × 1017
/cm3, while a tdark of only 1.8 nm is obtained for the SiO2/SOI structure at the same channel
Nd. We suggest that this issue could partly explain the severe ION degradation observed for
tInGaAs = 16 and 12 nm [Figure 6.10]. The calculations also indicate that tdark could be reduced
by increasing Nd, in agreement with the trend reported for high-k/Ge MOSFETs in [32].
(24 nm) In0.53Ga0.47As channel, our measurements were limited to a maximum frequency of 100 kHz.
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Figure 6.15: (a) 100-kHz Cgc-Vg characteristics measured on 24, 20 and 16-nm-thick
In0.53Ga0.47As-channel devices. The theoretical ﬂat-band capacitance (Cfb) obtained from cal-
culations is reported on the curves to extract a ﬂat-band voltage (Vfb) of 0 V. (b) Plot of the
surface carrier density (Ns) at ﬂat-band vs tInGaAs. The total charge density (Ntot) was obtained
by integrating Cgc. Ns was obtained by correcting Ntot for the density of interface trap (Dit)
integrated across the energy range of operation of the corresponding device. The Ns at ﬂat-band
vs tInGaAs curves were calculated for ideal devices with Nd = 1.1 × 1018, 9 × 1017 and 7 ×
1017 /cm3. The x -intercepts obtained by extrapolation of the curves yielded the total dark space
thickness values (accounting for the top and bottom interfaces).The case of a SiO2/Si-on-isulator
(SOI) structure with a channel Nd of 9 × 1017 /cm3 is shown for comparison.
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6.4.4 Series Resistance
Figure 6.16(a) represents the circuit equivalent model of a gate-enclosed junctionless device,
where Rc,D and Rc,S , are the contact resistances to the drain and source, respectively; RD, RS ,
RD−to−G and RG−to−S are the series resistances associated with the sheet resistance of the drain
area, source area, non-gated drain-to-gate area and non-gated gate-to-source area, respectively;
and Rch is the channel resistance, which is controlled by the gate. In order to estimate the
contribution of RD, RS , RD−to−G, and RG−to−S , we start with the expression of the resistance
associated with the sheet resistance of a linear bar of semi-conductor:
R = Rsheet.(W/L)
−1 = [q.µ.n.tbar.(W/L)]−1 (6.3)
where Rsheet is the sheet resistance of the semi-conductor material, q is the charge of an
electron, µ is the carrier mobility, n is the carrier density, and tbar, W and L are the thickness,
length and width of the bar, respectively. To obtain the resistance of a ring structure with rin
and rout as inner and outer radii, the W/L ratio in Equation 6.3 is replaced by the (W/L)eff of
Equation 6.2, yielding:
Rring = [q.µ.n.t.(W/L)eff ]
−1 = ln(rout/rin).[2.pi.q.µ.n.t.]−1 (6.4)
Considering the dimensions of the planar gate-enclosed junctionless In0.53Ga0.47As MOSFETs
shown in Figure 6.8(e), and assuming conservative values of 5 × 10-6 Ω.cm2 for the speciﬁc
contact resistance, 0.5 µm for the transfer length and 2000 cm2/V.s for the carrier mobility
in n-In0.53Ga0.47As along with the extracted In0.53Ga0.47As Nd of 9 × 1017 /cm3, we calculated
each contribution to the total series resistance (Rseries). The calculations revealed that the series
resistance contribution associated with the sheet resistances of the non-gated areas (RD−to−G
and RG−to−S), represented at least 91% of Rseries (depending on tInGaAs), suggesting that Rseries
≈ (RD−to−G + RG−to−S). As a result, the sheet resistances of the drain (RD) and source (RS)
areas and contact resistances to the drain (Rc,D) and source (Rc,S) areas can be neglected and
the circuit equivalent model for the series resistance shown in Figure 6.16(a) can be simpliﬁed
to that shown in Figure 6.16(b). The total resistance (Rtot) is obtained from a device Id-Vg
characteristic:
Rtot = Vds/Id = Rch +Rseries (6.5)
It is noted that the Rsheet of the semiconductor underneath the gate is controlled by Vg. In
an ideal device, the Rsheet of the channel area is the same as that of the non-gated area
when Vg is set to the ﬂat-band voltage (Vfb). The presence of a ﬁxed charge (Qfixed) in the
Al2O3/In0.53Ga0.47As system was reported in [33, 34]. Qfixed has two components: a ﬁxed
negative charge at the Al2O3/In0.53Ga0.47As interface and a ﬁxed positive charge distributed
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Figure 6.16: (a) Circuit equivalent model of the device. Rc,D and Rc,S are the resistances of
the contacts to the drain and source areas, respectively. RD, RS , RD−to−G and RG−to−S are
the resistances associated with the sheet resistance of the drain, source, drain-to-source and
gate-to-source areas, respectively. Rch is the resistance of the channel. (b) Simpliﬁed circuit
equivalent model assuming a speciﬁc contact resistance (ρc) of 5 × 10-6 Ω.cm2, a transfer length
(Lt) of 0.5 µm and a mobility in the n-In0.53Ga0.47As (Nd = 9 × 1017 /cm3) layer of 2000
cm2/V.s. (c) Comparison of the series resistance (Rseries) vs tInGaAs extracted from the Id-Vg
curves shown in Figure 6.10 and calculated from the simpliﬁed equivalent circuit model shown
in (b) with estimated and/or extracted surface carrier density [noted n.t in Equation 6.4] and
carrier mobility (µ) parameters.
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throughout the bulk of the Al2O3 ﬁlm. It is noted that Qfixed plays an important role in the
device operation, as it not only degrades µeff due to Coulomb scattering, but it also impacts
Rseries through RD−to−G and RG−to−S . Indeed, a negative (positive) ﬁxed charge will deplete
(accumulate) the non-gated n-type semiconductor, increasing (decreasing) the contribution of
RD−to−G and RG−to−S to Rseries.
A value of -0.2 V, corresponding to the ﬂat-band voltage shift (∆Vfb) induced by Qfixed,
was obtained by comparing the experimental Vfb of 0 V [Figure 6.15(a)] to the theoretical Vfb of
0.2 V (Figure 6.2)5. The negative ∆Vfb indicates a net positive surface-equivalent ﬁxed charge
in the Al2O3, consistent with [34] for tox = 8.5 nm, suggesting that the non-gated areas are in
slight accumulation. Therefore, applying Vg = (Vfb - ∆Vfb) to the gate terminal enables to set
the channel at the same accumulation level as that of the non-gated areas, leading to a uniform
Rsheet between the source and drain terminals. Under this particular condition, the channel and
non-gated areas can be considered as a single disk of uniform Rsheet, allowing the calculation of
Rtot using Equation 6.5 and the extraction of RD−to−G, RG−to−S and Rseries with Equation 6.4.
Figure 6.16(c) shows theRseries extracted for the 32, 24, 20, 16 and 12-nm-thick In0.53Ga0.47As
channel devices. A dramatic increase in Rseries is observed for tInGaAs < 20 nm. The calculated
Rseries curves, obtained using the simpliﬁed equivalent circuit model shown in Figure 6.16(b),
Equation 6.4 and the estimated and/or extracted surface carrier density [noted n.t in Equa-
tion 6.4] and carrier mobility (µ) parameters, indicate that the dramatic increase in Rseries is
observed for tInGaAs < 20 nm cannot be entirely explained by the reduction in surface carrier
density arising from the scaling of tInGaAs and the dark space phenomenon. This suggests that
a µ degradation for tInGaAs < 20 nm, consistent with [10].
6.4.5 Eﬀective Mobility
The eﬀect of tInGaAs on the µeff of planar gate-enclosed junctionless In0.53Ga0.47As MOSFETs
is shown in Figure 6.17. It is noted that the µeff values are corrected for Rseries and Dit. The
24 and 20-nm-thick In0.53Ga0.47As channel devices feature a peak µeff at ﬂat-band of 2130 and
1975 cm2/V.s, respectively. A marked drop in µeff is observed on the 16-nm-thick In0.53Ga0.47As
channel device. This agrees with [10] and is also consistent with the lower ION and higher
Rseries obtained in Sub-sections 6.4.1 and 6.4.4, respectively. We calculated the Rseries using the
simpliﬁed equivalent circuit model with the extracted Ns and µeff at ﬂat-band (Figure 6.16).
Excellent agreement was obtained with the Rseries extracted from the Id-Vg curves, conﬁrming
that the sharp increase in Rseries for tInGaAs < 16 nm is mainly due to a µeff degradation.
The µeff of an inversion-mode Pd/Al2O3/In0.53Ga0.47As MOSFET measured at a tempera-
ture (T ) of 35 K is also shown for comparison. Since the µeff values of the junctionless device
5The extraction of ∆Vfb is totally dependent on the value used for the Wf of Pd on Al2O3 in the calculations.
A dedicated study would be required to correctly estimate the ﬁxed oxide charge density in the Al2O3 ﬁlm.
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Figure 6.17: Eﬀective electron mobility (µeff ) vs Ns. Values of µeff at ﬂat-band of 2130, 1975
and 310 cm2/V.s were obtained for planar gate-enclosed junctionless In0.53Ga0.47As MOSFETs
featuring tInGaAs of 24, 20 and 16 nm, respectively. The abrupt drop in µeff observed for
tInGaAs = 16 nm is consistent with [10]. The µeff of an inversion-mode Pd/Al2O3/In0.53Ga0.47As
MOSFET with implanted S/D measured at a temperature (T ) of 35 K (see 5) is shown for
comparison. The µeff data of the junctionless devices are corrected for Rseries and Dit. The
µeff data of the inversion-mode device is only corrected for Rseries but the reduced T acts as a
Dit correction [35].
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are corrected for Dit, we selected a T of 35 K for the µeff of the inversion-mode device in
order to obtain a fair comparison between the two devices. Indeed, as reported in [35], low
temperature measurements can be used to freeze the contribution of the Dit located near the
conduction band and obtain a Dit correction. Moreover, we showed in Chapter 5 that the µeff
of the inversion-mode device was dominated by surface roughness scattering and that phonon
scattering had no signiﬁcant impact at T = 292 K, indicating that the µeff at 35 K represents
a good estimate of the µeff at 292 K corrected for Dit. The severe µeff degradation due to
surface roughness scattering in the inversion-mode device arises from the use of a 600◦C for 30
sec implant activation anneal process, which is required to form the S/D terminals of the device.
The junctionless device concept obviates the need for such high temperature anneal processes.
Moreover, since the AFM measurements taken on the In0.53Ga0.47As channel after 10, 15 and 20
DE cycles only revealed a small increase in surface roughness with DE, we suggest that surface
roughness scattering may not be responsible for the signiﬁcant µeff degradation of the junction-
less device at tInGaAs = 16 nm. We speculate that the lower µeff at tInGaAs = 16 nm could
be due to quantum conﬁnement eﬀects. Rigorous calculations would be required to verify this
point.
6.5 Conclusion
We applied the junctionless MOSFET concept to an Al2O3/n-In0.53Ga0.47As/p-In0.52Al0.48As
structure. The n-In0.53Ga0.47As/p-In0.52Al0.48As heterojunction oﬀered excellent device isola-
tion. Moreover, we showed that thinning the In0.53Ga0.47As channel using a DE process did not
signiﬁcantly degrade the Al2O3/n-In0.53Ga0.47As interface properties in terms of Dit and surface
roughness. Although a detailed analysis of the device operation and performance was presented,
further investigations of the µeff degradation mechanisms involved in devices with sub-20-nm
In0.53Ga0.47As channel thickness are required.
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Chapter 7
Conclusions and Suggestions for
Further Research
7.1 Conclusions
The primary aim of this PhD was to develop In0.53Ga0.47As metal-oxide-semiconductor ﬁeld-eﬀect
transistors (MOSFETs) building on the knowledge of the high-k/In0.53Ga0.47As metal-oxide-
semiconductor (MOS) system developed at Tyndall since 2006. This involved both a conventional
surface channel In0.53Ga0.47As MOSFETs with Si implanted source and drain (S/D) regions and
the development of the junctionless MOSFET concept with an In0.53Ga0.47As channel. The main
results are summarized below:
• The activation of Si implant in p-type In0.53Ga0.47As was ﬁrst investigated for the formation
the source and drain terminals of an inversion-mode In0.53Ga0.47As MOSFET. While a
number of groups had already demonstrated the use of Si implantation and activation in
the process ﬂow of inversion-mode III-V MOSFETs, we could not ﬁnd a systematic study
of the impact of activation anneal temperature and anneal time on the sheet resistance
(Rsheet) of the S/D areas. We, therefore, prepared implanted In0.53Ga0.47As test structures
based on the transfer length method (TLM) as part of a Doehlert design of experiment
(DOE) to investigate a wide process window going from 625◦C to 725◦C for 15 s to 45
s. The analysis of the Doehlert DOE revealed an optimized process point at 715◦C for
32 sec giving a low Rsheet of 195.6 ± 3.4 Ω/. The impact of the activation anneal
on the gate stack was then investigated through the use of pre-metal annealed metal-
oxide-semiconductor capacitors (MOSCAPs). The analysis of the capacitance-voltage (C-
V)/conductance-voltage (G-V) measurements performed on the MOSCAPs indicated a
degradation of the high-k/ In0.53Ga0.47As interface with increasing anneal temperature.
The density of interface traps (Dit) was found to increase by ∼ 16% for every 25◦C increase
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within the studied temperature range of 675◦C to 725◦C. While the results obtained for
the S/D implantation suggest that the 1019-1020 /cm3 doping levels required to achieve
ultralow resistance ohmic contacts for logic devices, these results may still be relevant to
other applications with less stringent requirements.
• A reduced thermal budget of 600◦C for 30 s was, therefore, selected for the S/D activation
of the inversion-mode Al2O3/In0.53Ga0.47As MOSFETs. The obtained devices were used
as test vehicles to investigate the impact of a 300◦C for 30 min forming gas (H2/N2)
anneal (FGA) process on the gate stack. The FGA process was found to be eﬃcient at
removing or passivating ﬁxed positive charges in the Al2O3, resulting in a shift of the
threshold voltage from -0.63 V to 0.43 V and in an increase in the ON-state-to-OFF-
state current ratio (ION/IOFF ) of three orders of magnitude. Following FGA, the devices
exhibited a subthreshold swing (SS) of 150 mV/decade, and the transconductance, drive
current and peak eﬀective mobility (µeff ) increased by 29%, 25% and 15%, respectively.
The FGA signiﬁcantly improved the source or drain-to-substrate junction isolation, with
a reduction of two orders of magnitude in the reverse bias leakage exhibited by the Si-
implanted In0.53Ga47As n+/p junctions, which is consistent with a passivation of mid-gap
defects in the In0.53Ga47As by the FGA process. After FGA, the devices featured suﬃcient
performance to be used as test structures to perform detailed analysis of the gate stack
defects and channel electron mobility.
• A full-gate capacitance method involving the ﬁtting of the measured full-gate capac-
itance (Cg) vs gate voltage (Vg) characteristic and corresponding Maserjian Y -function
using a self-consistent Poisson-Schrödinger solver was then developed to obtain the energy
distribution of traps [Dtrap(E)] across the In0.53Ga0.47As bandgap and extending into the
In0.53Ga0.47As conduction band. The obtainedDtrap(E) featured a peak of donor-like inter-
face traps with a density of 1.5× 1013 /cm2.eV located at∼0.36 eV above the In0.53Ga0.47As
valence band edge (EV ) and a high density of donor-like traps increasing towards EV . The
analysis also indicated acceptor-like traps located in the In0.53Ga0.47As conduction band,
with a density of ∼2.5 × 1013 /cm2.eV at 0.3 eV above the In0.53Ga0.47As conduction band
edge (EC). The proposed method provides a more complete information than the con-
ventional methods (i.e.: High-Low, Terman and conductance). Moreover, the information
obtained from this method can be combined with theoretical calculation models to gain
further insight into the atomic origin of the traps observed in the high-k/In0.53Ga0.47As
MOS system.
• Amulti-frequency inversion-charge pumping (ICP) technique was developed to separate
the contribution of traps aligned with the In0.53Ga0.47As conduction band from the inversion-
charge density (Ninv). The analysis yielded (1) a very narrow spatial distribution of traps
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located ∼ 1.5 Å away from the Al2O3/In0.53Ga0.47As interface, (2) a peak density of ∼
5.7 × 1020 /cm3.eV and (3) a discrete capture cross section (σ) of 4.5 × 10-21 cm2. These
results conﬁrm the presence of border traps, consistent with the results obtained with the
full-gate capacitance technique and with the results reported in the literature.
• The Ninv obtained from the multi-frequency ICP was combined with pulsed drain current
(Id) vs Vg measurements in an attempt to extract the true µeff . A µeff peaking at ∼
2850 cm2/V.s at a low Ninv of 7 × 1011 cm2/V.s and rapidly decreasing to ∼ 600 cm2/V.s
at Ninv = 1 × 1013 /cm2 was obtained. The analysis of µeff revealed that surface roughness
scattering was the dominant µeff degradation mechanism. This result was conﬁrmed by
conventional split C-V measurements, performed over a wide range of temperature (T )
going from 292 K to 35 K, as µeff was found to be independent of T for Ninv > 4 ×
1012 /cm2. Physical evidence of a large root mean square (RMS) surface roughness of
1.95 ± 0.28 nm was obtained by atomic force microscopy (AFM). Further AFM analysis
revealed that the activation anneal process at 600◦C for 30 sec was responsible for the
surface roughness degradation.
• To circumvent the problems associated with the activation anneal process, a planar junc-
tionless Al2O3/In0.53Ga0.47As MOSFET was developed. A digital etch (DE) process was
also developed in order to study the impact of the In0.53Ga0.47As channel thickness (tInGaAs)
on the device operation and performance. The DE process characterization revealed an
etch rate per cycle of 0.8 nm/cycle along with an RMS surface roughness of 0.28 nm af-
ter 20 cycles. Scaling of the SS with tInGaAs was observed for tInGaAs going from 24 to
16 nm, yielding a minimum SS of 115 mV/dec. for tInGaAs = 16 nm. Dit values near
the conduction band in the low-1012 /cm2.eV were also extracted, suggesting that the DE
process can provide acceptable Al2O3/In0.53Ga0.47As interface properties. Flat-band µeff
values of 2130 and 1975 cm2/V.s were extracted on devices with tInGaAs = 24 and 20 nm,
respectively.
7.2 Suggestions for Further Research
A range of fabrication process modules, characterization techniques and device architectures were
developed and explored as part of this PhD. The list below gives one suggestion for further work
in each of these areas:
• This work highlighted the diﬃculties associated with the formation of the S/D terminals
of inversion-mode In0.53Ga0.47As MOSFETs using implantation and activation. It was
shown that the high thermal budget required to obtain maximum activation and low series
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resistance (Rseries) was responsible for the severe degradation of the high-k/In0.53Ga0.47As
interface in terms of interface traps and surface roughness. It would be interesting to try
to improve the protection of the In0.53Ga0.47As surface for the activation anneal. Varying
capping materials and capping ﬁlm thicknesses could have an impact on the In0.53Ga0.47As
RMS surface roughness for a given thermal budget. It could also be interesting to try
to activate the implant in an metal-organic vapor phase epitaxy (MOVPE) system under
arsine ambient.
• An alternative method to extract the energy distribution of traps across the In0.53Ga0.47As
bandgap and extending into the In0.53Ga0.47As conduction band was proposed. The method
is based on the ﬁtting of the measured Cg-Vg characteristic (and Maserjian Y -function) mea-
sured at a frequency (f) of 1 MHz and a T of -50◦C. The method relied on the assumption
that the measured characteristic was a good approximation of the true high-frequency (H-F)
characteristic. It would be interesting to repeat this analysis using a better approximation
of the H-F Cg-Vg characteristic obtained at a T of 77 K or lower.
• The study of the impact of tInGaAs on the performance of planar junctionless In0.53Ga0.47As
MOSFETs was presented. The study indicated a dramatic increase in Rseries as tInGaAs
reduced. It would be interesting to fabricate and characterize devices with tInGaAs < 16
nm with raised S/D terminals. This could be achieved by selectively etching the channel
without etching the S/D area. This would only require a slight alteration of the fabrication
process ﬂow but no modiﬁcation of the lithography mask. The fabrication process ﬂow is
given in Appendix C.
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Doehlert Design of Experiment
A.1 Implementation
The Doehlert design of experiment (DOE) relies on the following second-order equation [1, 2]:
y = β0 + β1x1 + β2x2 + β11x
2
1 + β22x
2
2 + β12x1x2 + e (A.1)
where y is the experimental response, x1 and x2 are the two distinct variables and e is the
residual error. The obtained seven-equation system with six unknown β coeﬃcients can be
expressed by the matrix representations (A.2) and (A.3):

y1
y2
y3
y4
y5
y6
y7

=

1 x1,1 x1,2 x1,1 × x1,2 x21,1 x21,2
1 x2,1 x2,2 x2,1 × x2,2 x22,1 x22,2
1 x3,1 x3,2 x3,1 × x3,2 x23,1 x23,2
1 x4,1 x4,2 x4,1 × x4,2 x24,1 x24,2
1 x5,1 x5,2 x5,1 × x5,2 x25,1 x25,2
1 x6,1 x6,2 x6,1 × x6,2 x26,1 x26,2
1 x7,1 x7,2 x7,1 × x7,2 x27,1 x27,2

×

β0
β1
β2
β12
β11
β22

+

e1
e2
e3
e4
e5
e6
e7

(A.2)
Y = X.B + E (A.3)
where Y , X, B and E are the experimental-response vector, the Doehlert matrix (A.4), the
coeﬃcient vector and the residual-error vector, respectively.
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X =

1 0 0 0 0 0
1 1 0 0 1 0
1 1/2
√
3/2
√
3/4 1/4 3/4
1 −1/2 √3/2 −√3/4 1/4 3/4
1 −1 0 0 1 0
1 −1/2 −√3/2 √3/4 1/4 3/4
1 1/2 −√3/2 −√3/4 1/4 3/4

(A.4)
The Doehlert matrix (A.4) is based on a set of dimensionless normalized values xi,j attributed
to the two variables of the model. The normalization allows comparison of experimental factors
F1 and F1 having diﬀerent dimensions (e.g.: temperature and time). The transformation of
normalized values xi,j (where i is the run number and j the factor/variable number) into real
factor levels li,j is obtained according to the following relationship:
li,j = (xi,j × δlj) + l1,j (A.5)
where l1,j is a level of factor Fj at the center of the experimental domain and δlj is the step
variation between consecutive levels of Fj . The regression coeﬃcients are obtained using the
method of least squares, which enables to ﬁt the experimental response with the lowest residual
error possible. As a result, equation A.3 can be simpliﬁed into:
Yˆ = X.Bˆ (A.6)
where Yˆ is the estimated-response vector and Bˆ is the regression-coeﬃcient vector. Equa-
tion A.6 is rearranged and applied to the experimental-response vector Y in order to obtain
vector Bˆ:
Bˆ = (XT .X)−1.XT .Y (A.7)
The center point of the Doehlert DOE (run 1) is repeated i times to allow estimation of the
response standard error σˆ2e .
σˆ2e =
1
i− 1
∑
i
(y7 − y7,i)2 (A.8)
The estimates of the standard error of each regression coeﬃcient are:
σˆ(Bˆj) =
√
Cj,j × σˆ2e (A.9)
where Cj,j are diagonal elements of matrix (XT .X)−1.
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A.2 Statistical Analysis
The statistical signiﬁcance of each coeﬃcient of the model is checked using a Student's t-test [3].
A coeﬃcient is considered to be signiﬁcant when its P -value is below α (here α = 0.05). The test
of the overall signiﬁcance of the model is achieved by analysis of variance (ANOVA) (F -test) [2].
The model is considered to be signiﬁcant when the P -value of the regression is below α and the
P -value of the lack-of-ﬁt above α. The determinant coeﬃcient R2 and the correlation coeﬃcient
R are used to assess the quality of the ﬁt. The closer the R2 and the R to 1, the better the ﬁt.
A.3 Process Optimization
The process optimization is performed using the Lagrange criterion, which is based on the cal-
culation of the Hessian determinant H of Yˆ [4]:
H =
∣∣∣∣∣∣
∂2Yˆ
∂X21
∂2Yˆ
∂X1∂X2
∂2Yˆ
∂X2∂X1
∂2Yˆ
∂X22
∣∣∣∣∣∣ =
(
∂2Yˆ
∂X21
)(
∂2Yˆ
∂X22
)
−
(
∂2Yˆ
∂X2∂X1
)(
∂2Yˆ
∂X1∂X2
)
(A.10)
The following four possible situations enable to determine the nature of the critical point of
the response function:
• H > 0 and ∂2Yˆ
∂X21
< 0 : the critical point is a maximum
• H > 0 and ∂2Yˆ
∂X21
> 0 : the critical point is a minimum
• H < 0 : the critical point is a saddle point
• H = 0 : no information
The coordinate of the critical point are obtained by solving the following system of two
equations:
∂Yˆ
∂X1
= 0 and
∂Yˆ
∂X2
= 0 (A.11)
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Appendix B
Masks
• Linear TLM structures
Mask name: FORME1-TLM
 Layer 1: etch of alignment marks
 Layer 2: implantation
 Layer 3: mesa etch
 Layer 4: metal contacts lift-oﬀ
• Inversion-mode MOSFETs and circular TLM structures
Mask name: FORME3 Mask1
 Layer 1: etch of alignment marks / isolation
 Layer 2: S/D implantation
 Layer 3: oxide etch for opening for S/D and body contacts
 Layer 4: oxide lift-oﬀ for gate pad
Mask name: FORME3 Mask2
 Layer 5: S/D contacts lift-oﬀ
 Layer 6: gate pad + body contact lift-oﬀ
 Layer 7: gate metal lift-oﬀ
 Layer 8: metal lift-oﬀ for cirular TLM structures
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Appendix C
Process Flow for Junctionless
MOSFETs with Raised Source and
Drain
Use mask: JLESS-INGAAS1(PO No 404-96284)
1. Litho level 0: ALIGN ETCH
• Standard S1813 process for wet etch
• Wet etch alignment marks InGaAs/InP (target depth∼ 200 - 300 nm) with H2SO4:H2O2:DI
(1:1:8) for ∼ 20 s
• PR removal with hot 1165 only (no plasmod)
2. Litho level1: GATE LIFTOFF (Note: This is for an etch)
• Standard S1813 process for wet etch
• Digital wet etch of the InGaAs channel (16 - 20 nm deep) with cycles of dips in
HCl:DI 1:10 (10 s) and dilute H2O2:DI 1:10 (10 s). Target: for 16 nm etch depth ->
20 cycles, for 20 nm etch depth -> 25 cycles. Ellipsometry model: In53Ga47As on
InP Vladimir.
• PR removal with hot 1165 only (no plasmod)
3. Optimized surface passivation in 10% (NH4)2S for 30 min immediately followed by 8
nm ALD Al2O3
4. Litho level1: GATE LIFTOFF
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• Standard LOR3A/S1805 process for liftoﬀ
• 200 nm Pd evap, pre-evap heat to 100◦C for 30 min. Evap at 80◦C, evap rate: 0.5
Å/s for ﬁrst 50 nm then 1 Å/s.
5. Litho level2: OXIDE ETCH
• Standard S1813 process for wet etch
• BOE/DI (1/10) etch for 25 s to remove Al2O3
• PR removal with hot 1165 only (no plasmod)
6. Litho level3: S/D LIFTOFF
• Standard LOR3A/S1805 process for liftoﬀ
• Pre-load heat 90◦C.
• Pre-deposition dip in ammonia/DI (1:10) for 20 s before loading
• Deposit N-metal Au/Ge/Au/Ni/Au (14/14/14/11/200 nm)
Standard litho processes:
• S1813 for etch : HMDS 4000 rpm for 60 s, S1813 4000 rpm for 60 s , bake 115◦C for 2 min,
expose 7.5 s, develop MF319 for 45 s, oven bake 90◦C for 30 min
• LOR3A/S1805 for liftoﬀ : HMDS 3000 rpm for 50 s, LOR3A 3000 rpm for 50 s, bake 150◦C
for 3min, HMDS 3000 rpm for 50 s, S1805 3000 rpm for 50 s, bake 115◦C for 2 min, expose
4.5 s, develop MF319 for 1 min 15 s, oven bake 90◦C for 30 min
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